Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun  6 19:09:39 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.108        0.000                      0                14473        0.070        0.000                      0                14473        1.858        0.000                       0                  3377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
CLK_IN_D_0_clk_p[0]  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN_D_0_clk_p[0]        0.108        0.000                      0                14473        0.070        0.000                      0                14473        1.858        0.000                       0                  3377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               CLK_IN_D_0_clk_p[0]                       
(none)                                    CLK_IN_D_0_clk_p[0]  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  CLK_IN_D_0_clk_p[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.204ns (4.414%)  route 4.417ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 9.323 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.299     4.523    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X17Y197        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.204     4.727 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.417     9.144    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y110        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.332     9.323    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y110        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.245     9.569    
                         clock uncertainty           -0.035     9.533    
    SLICE_X21Y110        FDRE (Setup_fdre_C_CE)      -0.281     9.252    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.204ns (4.414%)  route 4.417ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 9.323 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.299     4.523    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X17Y197        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.204     4.727 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.417     9.144    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y110        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.332     9.323    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y110        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.245     9.569    
                         clock uncertainty           -0.035     9.533    
    SLICE_X21Y110        FDRE (Setup_fdre_C_CE)      -0.281     9.252    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.204ns (4.255%)  route 4.590ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 9.498 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.300     4.524    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y198        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y198        FDRE (Prop_fdre_C_Q)         0.204     4.728 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.590     9.317    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X11Y96         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.507     9.498    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y96         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.245     9.744    
                         clock uncertainty           -0.035     9.708    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.281     9.427    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.204ns (4.255%)  route 4.590ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 9.498 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.300     4.524    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y198        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y198        FDRE (Prop_fdre_C_Q)         0.204     4.728 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.590     9.317    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X11Y96         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.507     9.498    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y96         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.245     9.744    
                         clock uncertainty           -0.035     9.708    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.281     9.427    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[37].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.204ns (4.255%)  route 4.590ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 9.498 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.300     4.524    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y198        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y198        FDRE (Prop_fdre_C_Q)         0.204     4.728 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.590     9.317    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X11Y96         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.507     9.498    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X11Y96         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.245     9.744    
                         clock uncertainty           -0.035     9.708    
    SLICE_X11Y96         FDRE (Setup_fdre_C_CE)      -0.281     9.427    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.204ns (4.329%)  route 4.509ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 9.496 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.299     4.523    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X17Y197        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.204     4.727 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.509     9.235    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X22Y95         SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.505     9.496    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X22Y95         SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
                         clock pessimism              0.245     9.742    
                         clock uncertainty           -0.035     9.706    
    SLICE_X22Y95         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.356     9.350    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.204ns (4.329%)  route 4.509ns (95.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.496ns = ( 9.496 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.299     4.523    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X17Y197        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.204     4.727 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.509     9.235    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X22Y95         SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.505     9.496    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X22Y95         SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CLK
                         clock pessimism              0.245     9.742    
                         clock uncertainty           -0.035     9.706    
    SLICE_X22Y95         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.356     9.350    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.204ns (4.330%)  route 4.507ns (95.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 9.497 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.300     4.524    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y198        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y198        FDRE (Prop_fdre_C_Q)         0.204     4.728 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.507     9.235    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X10Y93         SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.506     9.497    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X10Y93         SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
                         clock pessimism              0.245     9.743    
                         clock uncertainty           -0.035     9.707    
    SLICE_X10Y93         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.356     9.351    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.204ns (4.330%)  route 4.507ns (95.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 9.497 - 5.000 ) 
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.300     4.524    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y198        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y198        FDRE (Prop_fdre_C_Q)         0.204     4.728 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.507     9.235    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X10Y93         SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.506     9.497    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X10Y93         SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CLK
                         clock pessimism              0.245     9.743    
                         clock uncertainty           -0.035     9.707    
    SLICE_X10Y93         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.356     9.351    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.204ns (4.428%)  route 4.403ns (95.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 9.317 - 5.000 ) 
    Source Clock Delay      (SCD):    4.523ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.299     4.523    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X17Y197        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y197        FDRE (Prop_fdre_C_Q)         0.204     4.727 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.403     9.130    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X21Y118        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.326     9.317    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y118        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.245     9.563    
                         clock uncertainty           -0.035     9.527    
    SLICE_X21Y118        FDRE (Setup_fdre_C_CE)      -0.281     9.246    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[30].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[19][1]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.643     2.119    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y145        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.091     2.210 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[18].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.106     2.317    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[20][1]_0
    SLICE_X12Y145        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[19][1]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.863     2.493    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_data_casc_dly/aclk
    SLICE_X12Y145        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[19][1]_srl20/CLK
                         clock pessimism             -0.362     2.130    
    SLICE_X12Y145        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     2.246    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[19].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[19][1]_srl20
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.807%)  route 0.139ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.589     2.065    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y161        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.100     2.165 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.139     2.305    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][1]_0
    SLICE_X14Y161        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.789     2.419    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/aclk
    SLICE_X14Y161        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27/CLK
                         clock pessimism             -0.339     2.079    
    SLICE_X14Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.233    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[26][1]_srl27
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.279ns (81.080%)  route 0.065ns (18.920%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.623     2.099    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X7Y197         FDRE                                         r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y197         FDRE (Prop_fdre_C_Q)         0.100     2.199 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=3, routed)           0.064     2.264    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/out[7]
    SLICE_X7Y197         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.352 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.352    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__0_n_0
    SLICE_X7Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.377 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.377    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__1_n_0
    SLICE_X7Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.402 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.403    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__2_n_0
    SLICE_X7Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.444 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.444    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/D[23]
    SLICE_X7Y200         FDRE                                         r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.815     2.445    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/aclk
    SLICE_X7Y200         FDRE                                         r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.153     2.291    
    SLICE_X7Y200         FDRE (Hold_fdre_C_D)         0.071     2.362    top_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_642/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_643/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.107ns (34.068%)  route 0.207ns (65.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.576     2.052    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y200        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_642/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y200        FDCE (Prop_fdce_C_Q)         0.107     2.159 r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_642/Q
                         net (fo=1, routed)           0.207     2.367    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_642_n_0
    SLICE_X22Y199        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_643/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.790     2.420    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y199        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_643/C
                         clock pessimism             -0.153     2.266    
    SLICE_X22Y199        FDCE (Hold_fdce_C_D)         0.015     2.281    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_643
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_Detect_Rise_Positive1/U_k_1_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/Delay1_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.576     2.052    top_i/DataSource_Scrambler_0/inst/u_Detect_Rise_Positive1/clk
    SLICE_X23Y174        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_Detect_Rise_Positive1/U_k_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDCE (Prop_fdce_C_Q)         0.100     2.152 f  top_i/DataSource_Scrambler_0/inst/u_Detect_Rise_Positive1/U_k_1_reg/Q
                         net (fo=1, routed)           0.056     2.208    top_i/DataSource_Scrambler_0/inst/u_sigSource/U_k_1_0
    SLICE_X22Y174        LUT2 (Prop_lut2_I1_O)        0.028     2.236 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Delay1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.236    top_i/DataSource_Scrambler_0/inst/Detect_Rise_Positive1_out1
    SLICE_X22Y174        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/Delay1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.773     2.403    top_i/DataSource_Scrambler_0/inst/clk
    SLICE_X22Y174        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/Delay1_reg_reg[0]/C
                         clock pessimism             -0.339     2.063    
    SLICE_X22Y174        FDCE (Hold_fdce_C_D)         0.087     2.150    top_i/DataSource_Scrambler_0/inst/Delay1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.913%)  route 0.193ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.579     2.055    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y200         FDRE                                         r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y200         FDRE (Prop_fdre_C_Q)         0.118     2.173 r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=1, routed)           0.193     2.367    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB18_X0Y80         RAMB18E1                                     r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.813     2.442    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y80         RAMB18E1                                     r  top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.344     2.098    
    RAMB18_X0Y80         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.281    top_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][0]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.994%)  route 0.104ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.588     2.064    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y162        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y162        FDRE (Prop_fdre_C_Q)         0.100     2.164 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.104     2.269    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][0]_0
    SLICE_X14Y161        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][0]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.789     2.419    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclk
    SLICE_X14Y161        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][0]_srl28/CLK
                         clock pessimism             -0.339     2.079    
    SLICE_X14Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.181    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][0]_srl28
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][1]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.639     2.115    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X21Y110        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[32].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.100     2.316    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][1]_0
    SLICE_X20Y109        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][1]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.861     2.491    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_data_casc_dly/aclk
    SLICE_X20Y109        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][1]_srl6/CLK
                         clock pessimism             -0.360     2.130    
    SLICE_X20Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.228    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[33].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][1]_srl6
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.647%)  route 0.188ns (67.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.591     2.067    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y195         FDRE                                         r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y195         FDRE (Prop_fdre_C_Q)         0.091     2.158 r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=1, routed)           0.188     2.346    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB18_X0Y78         RAMB18E1                                     r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.823     2.452    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y78         RAMB18E1                                     r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.340     2.112    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.147     2.259    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.504%)  route 0.197ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.592     2.068    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y197         FDRE                                         r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDRE (Prop_fdre_C_Q)         0.118     2.186 r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=1, routed)           0.197     2.383    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB18_X0Y78         RAMB18E1                                     r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.823     2.452    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y78         RAMB18E1                                     r  top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.340     2.112    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.295    top_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN_D_0_clk_p[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_IN_D_0_clk_p[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y32   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y31   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y34   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y34   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y33   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y33   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y32   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y31   top_i/DataSource_Scrambler_0/inst/u_sigSource/DATA_IN_out1_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y57   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y59   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg11_reg/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y192  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y192  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y190  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y190  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y196  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y196  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y195  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y195  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X20Y187  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X20Y187  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y192  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y192  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y190  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X22Y190  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y196  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y196  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y195  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X38Y195  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X20Y187  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X20Y187  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.290ns  (logic 3.559ns (67.273%)  route 1.731ns (32.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.353     4.577    top_i/terminal_0/inst/clk
    SLICE_X7Y191         FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223     4.800 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           1.731     6.531    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         3.336     9.867 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.867    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.543ns (70.903%)  route 0.633ns (29.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.621     2.097    top_i/terminal_0/inst/clk
    SLICE_X7Y191         FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.100     2.197 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           0.633     2.831    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         1.443     4.274 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.274    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_IN_D_0_clk_p[0]

Max Delay          1577 Endpoints
Min Delay          1577 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.613ns (25.779%)  route 4.643ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.485     4.054    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X21Y167        LUT1 (Prop_lut1_I0_O)        0.043     4.097 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         2.159     6.256    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X46Y148        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.320     4.311    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X46Y148        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg11_reg[3]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.613ns (25.779%)  route 4.643ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.485     4.054    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X21Y167        LUT1 (Prop_lut1_I0_O)        0.043     4.097 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         2.159     6.256    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X46Y148        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.320     4.311    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X46Y148        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[3]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.613ns (25.779%)  route 4.643ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.485     4.054    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X21Y167        LUT1 (Prop_lut1_I0_O)        0.043     4.097 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         2.159     6.256    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X47Y148        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.320     4.311    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X47Y148        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg12_reg[6]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.613ns (25.779%)  route 4.643ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.485     4.054    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X21Y167        LUT1 (Prop_lut1_I0_O)        0.043     4.097 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         2.159     6.256    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X46Y148        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.320     4.311    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X46Y148        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[3]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.613ns (25.779%)  route 4.643ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.485     4.054    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n
    SLICE_X21Y167        LUT1 (Prop_lut1_I0_O)        0.043     4.097 f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/inpacket_i_3/O
                         net (fo=159, routed)         2.159     6.256    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0
    SLICE_X47Y148        FDCE                                         f  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.320     4.311    top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/clk
    SLICE_X47Y148        FDCE                                         r  top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg13_reg[6]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_76/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.613ns (25.991%)  route 4.592ns (74.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.525     3.094    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.043     3.137 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.067     6.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X19Y186        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_76/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.162     4.153    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y186        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_76/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_77/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.613ns (25.991%)  route 4.592ns (74.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.525     3.094    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.043     3.137 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.067     6.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X19Y186        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_77/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.162     4.153    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y186        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_77/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_78/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.613ns (25.991%)  route 4.592ns (74.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.525     3.094    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.043     3.137 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.067     6.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X19Y186        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_78/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.162     4.153    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y186        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_78/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_79/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.613ns (25.991%)  route 4.592ns (74.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.525     3.094    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.043     3.137 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.067     6.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X19Y186        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_79/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.162     4.153    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y186        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_79/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_80/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.613ns (25.991%)  route 4.592ns (74.009%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           1.525     3.094    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.043     3.137 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        3.067     6.205    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X19Y186        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_80/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        1.162     4.153    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X19Y186        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_3_reg_reg_c_80/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_301/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_301/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_301/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_302/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_302/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_302/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_303/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_303/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_303/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_304/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_304/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_304/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_305/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_305/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_305/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_306/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_306/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_306/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_307/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_307/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_307/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_308/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X16Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_308/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X16Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_6_reg_reg_c_308/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_7_reg_reg_c_404/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X17Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_7_reg_reg_c_404/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X17Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_7_reg_reg_c_404/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_7_reg_reg_c_405/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.522ns (34.975%)  route 0.971ns (65.025%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.853     1.347    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.028     1.375 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        0.118     1.493    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X17Y201        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_7_reg_reg_c_405/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3376, routed)        0.783     2.413    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X17Y201        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_7_reg_reg_c_405/C





