Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\Mux4to1b4.vf" into library work
Parsing module <Mux4to1b4>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\MyOr2b4.v" into library work
Parsing module <MyOr2b4>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\MyAnd2b4.v" into library work
Parsing module <MyAnd2b4>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\HEXTo8SEG.v" into library work
Parsing module <HEXTo8SEG>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\DisplaySync.vf" into library work
Parsing module <DisplaySync>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\Adder1b.v" into library work
Parsing module <Adder1b>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\Sseg_Dev.vf" into library work
Parsing module <Sseg_Dev>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\ALU.vf" into library work
Parsing module <AddSub1b_MUSER_ALU>.
Parsing module <AddSub4b_MUSER_ALU>.
Parsing module <ALU>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\AddSub4b.vf" into library work
Parsing module <AddSub1b_MUSER_AddSub4b>.
Parsing module <AddSub4b>.
Analyzing Verilog file "F:\Logic\1130\MyALUTrans\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "F:\Logic\1130\MyALUTrans\Top.v" Line 59: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "F:\Logic\1130\MyALUTrans\Top.v" Line 60: Port Co is not connected to this instance

Elaborating module <Top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:189 - "F:\Logic\1130\MyALUTrans\Top.v" Line 53: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pbdebounce>.

Elaborating module <ALU>.

Elaborating module <Mux4to1>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <MyAnd2b4>.

Elaborating module <MyOr2b4>.

Elaborating module <GND>.

Elaborating module <AddSub4b_MUSER_ALU>.

Elaborating module <AddSub1b_MUSER_ALU>.

Elaborating module <Adder1b>.

Elaborating module <XOR2>.

Elaborating module <Mux4to1b4>.
WARNING:HDLCompiler:1127 - "F:\Logic\1130\MyALUTrans\Top.v" Line 57: Assignment to Co ignored, since the identifier is never used

Elaborating module <AddSub4b>.

Elaborating module <AddSub1b_MUSER_AddSub4b>.

Elaborating module <disp_num>.

Elaborating module <MyMC14495>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <AND3>.

Elaborating module <AND4>.

Elaborating module <DisplaySync>.

Elaborating module <VCC>.
WARNING:HDLCompiler:189 - "F:\Logic\1130\MyALUTrans\Top.v" Line 71: Size mismatch in connection of port <HEXS>. Formal port size is 16-bit while actual signal size is 32-bit.

Elaborating module <Sseg_Dev>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "F:\Logic\1130\MyALUTrans\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HEXTo8SEG>.

Elaborating module <Hex2Seg>.
WARNING:HDLCompiler:634 - "F:\Logic\1130\MyALUTrans\Top.v" Line 34: Net <num[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "F:\Logic\1130\MyALUTrans\Top.v".
WARNING:Xst:647 - Input <SW<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<14:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\Logic\1130\MyALUTrans\Top.v" line 57: Output port <Co> of the instance <m5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Logic\1130\MyALUTrans\Top.v" line 59: Output port <Co> of the instance <a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Logic\1130\MyALUTrans\Top.v" line 60: Output port <Co> of the instance <a2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <num<15:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<3>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "F:\Logic\1130\MyALUTrans\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "F:\Logic\1130\MyALUTrans\pbdebounce.v".
    Found 1-bit register for signal <pdreg>.
    Found 7-bit register for signal <pdshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "F:\Logic\1130\MyALUTrans\ALU.vf".
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "F:\Logic\1130\MyALUTrans\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <MyAnd2b4>.
    Related source file is "F:\Logic\1130\MyALUTrans\MyAnd2b4.v".
    Summary:
	no macro.
Unit <MyAnd2b4> synthesized.

Synthesizing Unit <MyOr2b4>.
    Related source file is "F:\Logic\1130\MyALUTrans\MyOr2b4.v".
    Summary:
	no macro.
Unit <MyOr2b4> synthesized.

Synthesizing Unit <AddSub4b_MUSER_ALU>.
    Related source file is "F:\Logic\1130\MyALUTrans\ALU.vf".
    Summary:
	no macro.
Unit <AddSub4b_MUSER_ALU> synthesized.

Synthesizing Unit <AddSub1b_MUSER_ALU>.
    Related source file is "F:\Logic\1130\MyALUTrans\ALU.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_ALU> synthesized.

Synthesizing Unit <Adder1b>.
    Related source file is "F:\Logic\1130\MyALUTrans\Adder1b.v".
    Summary:
Unit <Adder1b> synthesized.

Synthesizing Unit <Mux4to1b4>.
    Related source file is "F:\Logic\1130\MyALUTrans\Mux4to1b4.vf".
    Summary:
	no macro.
Unit <Mux4to1b4> synthesized.

Synthesizing Unit <AddSub4b>.
    Related source file is "F:\Logic\1130\MyALUTrans\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub4b> synthesized.

Synthesizing Unit <AddSub1b_MUSER_AddSub4b>.
    Related source file is "F:\Logic\1130\MyALUTrans\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_AddSub4b> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "F:\Logic\1130\MyALUTrans\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "F:\Logic\1130\MyALUTrans\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <DisplaySync>.
    Related source file is "F:\Logic\1130\MyALUTrans\DisplaySync.vf".
    Summary:
	no macro.
Unit <DisplaySync> synthesized.

Synthesizing Unit <Sseg_Dev>.
    Related source file is "F:\Logic\1130\MyALUTrans\Sseg_Dev.vf".
    Summary:
	no macro.
Unit <Sseg_Dev> synthesized.

Synthesizing Unit <HEXTo8SEG>.
    Related source file is "F:\Logic\1130\MyALUTrans\HEXTo8SEG.v".
    Summary:
	no macro.
Unit <HEXTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "F:\Logic\1130\MyALUTrans\Hex2Seg.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 11
 1-bit register                                        : 3
 32-bit register                                       : 2
 4-bit register                                        : 3
 7-bit register                                        : 3
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 12
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <P2S.ngc>.
Loading core <P2S> for timing and area information for instance <M4>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 12
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <Top>, Counter <m6/XLXI_3/clkdiv> <m4/clkdiv> are equivalent, XST will keep only <m6/XLXI_3/clkdiv>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <Mux4to1b4> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <HEXTo8SEG> ...

Optimizing unit <Top> ...

Optimizing unit <pbdebounce> ...
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m6/XLXI_3/clkdiv_25> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.
FlipFlop num_0 has been replicated 1 time(s)
FlipFlop num_1 has been replicated 1 time(s)
FlipFlop num_10 has been replicated 1 time(s)
FlipFlop num_2 has been replicated 1 time(s)
FlipFlop num_3 has been replicated 1 time(s)
FlipFlop num_4 has been replicated 1 time(s)
FlipFlop num_5 has been replicated 1 time(s)
FlipFlop num_6 has been replicated 1 time(s)
FlipFlop num_7 has been replicated 1 time(s)
FlipFlop num_8 has been replicated 1 time(s)
FlipFlop num_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 707
#      AND2                        : 113
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 1
#      INV                         : 60
#      LUT1                        : 19
#      LUT2                        : 15
#      LUT3                        : 16
#      LUT4                        : 6
#      LUT5                        : 16
#      LUT6                        : 79
#      MUXCY                       : 20
#      MUXF7                       : 2
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 55
#      VCC                         : 2
#      XOR2                        : 12
#      XORCY                       : 21
# FlipFlops/Latches                : 144
#      FD                          : 134
#      FDC                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 10
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             144  out of  202800     0%  
 Number of Slice LUTs:                  211  out of  101400     0%  
    Number used as Logic:               211  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    238
   Number with an unused Flip Flop:      94  out of    238    39%  
   Number with an unused LUT:            27  out of    238    11%  
   Number of fully used LUT-FF pairs:   117  out of    238    49%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  28  out of    400     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m1/pdreg                           | NONE(num_4)            | 8     |
m2/pdreg                           | NONE(num_8)            | 7     |
m0/pdreg                           | NONE(num_0)            | 8     |
m6/XLXI_3/clkdiv_17                | BUFG                   | 24    |
clk                                | BUFGP                  | 97    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.580ns (Maximum Frequency: 387.597MHz)
   Minimum input arrival time before clock: 7.382ns
   Maximum output required time after clock: 7.372ns
   Maximum combinational path delay: 8.628ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/pdreg'
  Clock period: 2.495ns (frequency: 400.857MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               2.495ns (Levels of Logic = 3)
  Source:            num_4_1 (FF)
  Destination:       num_4 (FF)
  Source Clock:      m1/pdreg rising
  Destination Clock: m1/pdreg rising

  Data Path: num_4_1 to num_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  num_4_1 (num_4_1)
     AND2:I0->O            1   0.053   0.635  m3/XLXI_2 (m3/XLXN_2)
     OR4:I2->O            28   0.157   0.565  m3/XLXI_5 (Result<0>)
     LUT5:I4->O            2   0.053   0.000  Mmux_B2<0>11 (B2<0>)
     FD:D                      0.011          num_4
    ----------------------------------------
    Total                      2.495ns (0.556ns logic, 1.939ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/pdreg'
  Clock period: 2.580ns (frequency: 387.597MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.580ns (Levels of Logic = 3)
  Source:            num_11 (FF)
  Destination:       num_11 (FF)
  Source Clock:      m2/pdreg rising
  Destination Clock: m2/pdreg rising

  Data Path: num_11 to num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.282   0.851  num_11 (num_11)
     AND2:I0->O            1   0.053   0.725  m3/XLXI_18 (m3/XLXN_15)
     OR4:I1->O            20   0.067   0.538  m3/XLXI_20 (Result<3>)
     LUT3:I2->O            1   0.053   0.000  Mmux_C2<3>11 (C2<3>)
     FD:D                      0.011          num_11
    ----------------------------------------
    Total                      2.580ns (0.466ns logic, 2.114ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/pdreg'
  Clock period: 2.495ns (frequency: 400.857MHz)
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Delay:               2.495ns (Levels of Logic = 3)
  Source:            num_0_1 (FF)
  Destination:       num_0 (FF)
  Source Clock:      m0/pdreg rising
  Destination Clock: m0/pdreg rising

  Data Path: num_0_1 to num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  num_0_1 (num_0_1)
     AND2:I0->O            1   0.053   0.602  m3/XLXI_1 (m3/XLXN_1)
     OR4:I3->O            28   0.190   0.565  m3/XLXI_5 (Result<0>)
     LUT5:I4->O            2   0.053   0.000  Mmux_A2<0>11 (A2<0>)
     FD:D                      0.011          num_0
    ----------------------------------------
    Total                      2.495ns (0.589ns logic, 1.906ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm6/XLXI_3/clkdiv_17'
  Clock period: 1.966ns (frequency: 508.647MHz)
  Total number of paths / destination ports: 63 / 21
-------------------------------------------------------------------------
Delay:               1.966ns (Levels of Logic = 3)
  Source:            m1/pdshift_3 (FF)
  Destination:       m1/pdreg (FF)
  Source Clock:      m6/XLXI_3/clkdiv_17 rising
  Destination Clock: m6/XLXI_3/clkdiv_17 rising

  Data Path: m1/pdshift_3 to m1/pdreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  m1/pdshift_3 (m1/pdshift_3)
     LUT3:I0->O            1   0.053   0.413  m1/_n0011_SW0 (N15)
     LUT6:I5->O            1   0.053   0.485  m1/_n0011 (m1/_n0011)
     LUT2:I0->O            1   0.053   0.000  m1/pdreg_rstpot (m1/pdreg_rstpot)
     FD:D                      0.011          m1/pdreg
    ----------------------------------------
    Total                      1.966ns (0.452ns logic, 1.514ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.472ns (frequency: 404.606MHz)
  Total number of paths / destination ports: 1432 / 97
-------------------------------------------------------------------------
Delay:               2.472ns (Levels of Logic = 4)
  Source:            m7/M4/shift_count_2 (FF)
  Destination:       m7/M4/buffer_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m7/M4/shift_count_2 to m7/M4/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.745  shift_count_2 (shift_count<2>)
     LUT5:I0->O            1   0.053   0.485  _n0075_inv31 (_n0075_inv_bdd3)
     LUT6:I4->O            1   0.053   0.000  _n0103_inv12_G (N26)
     MUXF7:I1->O          64   0.217   0.573  _n0103_inv12 (_n0103_inv)
     LUT6:I5->O            1   0.053   0.000  buffer_0_rstpot (buffer_0_rstpot)
     FD:D                      0.011          buffer_0
    ----------------------------------------
    Total                      2.472ns (0.669ns logic, 1.803ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/pdreg'
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Offset:              3.837ns (Levels of Logic = 6)
  Source:            SW<5> (PAD)
  Destination:       num_4 (FF)
  Destination Clock: m1/pdreg rising

  Data Path: SW<5> to num_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  SW_5_IBUF (SW_5_IBUF)
     INV:I->O              2   0.393   0.731  m3/XLXI_26 (m3/XLXN_24)
     AND2:I1->O            4   0.067   0.745  m3/XLXI_23 (m3/XLXN_33)
     AND2:I1->O            1   0.067   0.725  m3/XLXI_3 (m3/XLXN_3)
     OR4:I1->O            28   0.067   0.565  m3/XLXI_5 (Result<0>)
     LUT5:I4->O            2   0.053   0.000  Mmux_B2<0>11 (B2<0>)
     FD:D                      0.011          num_4
    ----------------------------------------
    Total                      3.837ns (0.658ns logic, 3.179ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm2/pdreg'
  Total number of paths / destination ports: 165 / 7
-------------------------------------------------------------------------
Offset:              4.581ns (Levels of Logic = 7)
  Source:            SW<3> (PAD)
  Destination:       num_11 (FF)
  Destination Clock: m2/pdreg rising

  Data Path: SW<3> to num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.819  SW_3_IBUF (SW_3_IBUF)
     XOR2:I0->O            2   0.053   0.731  m5/XLXI_9/XLXI_2/XLXI_2 (m5/XLXI_9/XLXI_2/XLXN_2)
     LUT5:I0->O            3   0.053   0.616  m5/XLXI_9/XLXI_2/XLXI_1/out1 (m5/XLXI_9/XLXN_14)
     LUT5:I2->O            2   0.053   0.745  m5/XLXI_9/XLXI_4/XLXI_1/Mxor_S_xo<0>1 (m5/XLXN_10<3>)
     AND2:I0->O            1   0.053   0.635  m5/XLXI_10/XLXI_17 (m5/XLXI_10/XLXN_14)
     OR4:I2->O             1   0.157   0.602  m5/XLXI_10/XLXI_20 (C1<3>)
     LUT3:I0->O            1   0.053   0.000  Mmux_C2<3>11 (C2<3>)
     FD:D                      0.011          num_11
    ----------------------------------------
    Total                      4.581ns (0.433ns logic, 4.148ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/pdreg'
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Offset:              3.837ns (Levels of Logic = 6)
  Source:            SW<5> (PAD)
  Destination:       num_0 (FF)
  Destination Clock: m0/pdreg rising

  Data Path: SW<5> to num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  SW_5_IBUF (SW_5_IBUF)
     INV:I->O              2   0.393   0.731  m3/XLXI_26 (m3/XLXN_24)
     AND2:I1->O            4   0.067   0.745  m3/XLXI_23 (m3/XLXN_33)
     AND2:I1->O            1   0.067   0.725  m3/XLXI_3 (m3/XLXN_3)
     OR4:I1->O            28   0.067   0.565  m3/XLXI_5 (Result<0>)
     LUT5:I4->O            2   0.053   0.000  Mmux_A2<0>11 (A2<0>)
     FD:D                      0.011          num_0
    ----------------------------------------
    Total                      3.837ns (0.658ns logic, 3.179ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm6/XLXI_3/clkdiv_17'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              1.495ns (Levels of Logic = 4)
  Source:            BTN<1> (PAD)
  Destination:       m1/pdreg (FF)
  Destination Clock: m6/XLXI_3/clkdiv_17 rising

  Data Path: BTN<1> to m1/pdreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  BTN_1_IBUF (BTN_1_IBUF)
     LUT3:I2->O            1   0.053   0.413  m1/_n0011_SW0 (N15)
     LUT6:I5->O            1   0.053   0.485  m1/_n0011 (m1/_n0011)
     LUT2:I0->O            1   0.053   0.000  m1/pdreg_rstpot (m1/pdreg_rstpot)
     FD:D                      0.011          m1/pdreg
    ----------------------------------------
    Total                      1.495ns (0.170ns logic, 1.325ns route)
                                       (11.4% logic, 88.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1376 / 14
-------------------------------------------------------------------------
Offset:              7.382ns (Levels of Logic = 11)
  Source:            SW<5> (PAD)
  Destination:       m7/M4/buffer_26 (FF)
  Destination Clock: clk rising

  Data Path: SW<5> to m7/M4/buffer_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  SW_5_IBUF (SW_5_IBUF)
     INV:I->O              2   0.393   0.731  m3/XLXI_26 (m3/XLXN_24)
     AND2:I1->O            4   0.067   0.745  m3/XLXI_23 (m3/XLXN_33)
     AND2:I1->O            1   0.067   0.725  m3/XLXI_8 (m3/XLXN_7)
     OR4:I1->O            26   0.067   0.550  m3/XLXI_10 (Result<1>)
     INV:I->O              8   0.393   0.771  m7/XLXI_1/HTS4/MSEG/XLXI_17 (m7/XLXI_1/HTS4/MSEG/XLXN_80)
     AND4:I1->O            2   0.067   0.608  m7/XLXI_1/HTS4/MSEG/XLXI_56 (m7/XLXI_1/HTS4/MSEG/XLXN_60)
     OR4:I3->O             1   0.190   0.725  m7/XLXI_1/HTS4/MSEG/XLXI_28 (m7/XLXI_1/HTS4/MSEG/XLXN_12)
     OR2:I1->O             1   0.067   0.739  m7/XLXI_1/HTS4/MSEG/XLXI_2 (m7/XLXN_4<26>)
     begin scope: 'm7/M4:P_Data<26>'
     LUT6:I0->O            1   0.053   0.000  buffer_26_rstpot (buffer_26_rstpot)
     FD:D                      0.011          buffer_26
    ----------------------------------------
    Total                      7.382ns (1.375ns logic, 6.007ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 787 / 15
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 9)
  Source:            m6/XLXI_3/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: m6/XLXI_3/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.282   0.479  m6/XLXI_3/clkdiv_17 (m6/XLXI_3/clkdiv_17)
     INV:I->O              2   0.393   0.731  m6/XLXI_2/XLXI_1/XLXI_26 (m6/XLXI_2/XLXI_1/XLXN_24)
     AND2:I1->O            4   0.067   0.745  m6/XLXI_2/XLXI_1/XLXI_23 (m6/XLXI_2/XLXI_1/XLXN_33)
     AND2:I1->O            1   0.067   0.725  m6/XLXI_2/XLXI_1/XLXI_8 (m6/XLXI_2/XLXI_1/XLXN_7)
     OR4:I1->O            11   0.067   0.465  m6/XLXI_2/XLXI_1/XLXI_10 (m6/HEX<1>)
     INV:I->O              8   0.393   0.771  m6/XLXI_1/XLXI_17 (m6/XLXI_1/XLXN_80)
     AND4:I1->O            2   0.067   0.608  m6/XLXI_1/XLXI_56 (m6/XLXI_1/XLXN_60)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_1/XLXI_28 (m6/XLXI_1/XLXN_12)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_2 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.241ns (1.593ns logic, 5.648ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm0/pdreg'
  Total number of paths / destination ports: 172 / 7
-------------------------------------------------------------------------
Offset:              7.286ns (Levels of Logic = 9)
  Source:            num_1_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m0/pdreg rising

  Data Path: num_1_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  num_1_1 (num_1_1)
     AND2:I0->O            1   0.053   0.602  m3/XLXI_6 (m3/XLXN_5)
     OR4:I3->O            26   0.190   0.890  m3/XLXI_10 (Result<1>)
     AND2:I0->O            1   0.053   0.602  m6/XLXI_2/XLXI_1/XLXI_6 (m6/XLXI_2/XLXI_1/XLXN_5)
     OR4:I3->O            11   0.190   0.465  m6/XLXI_2/XLXI_1/XLXI_10 (m6/HEX<1>)
     INV:I->O              8   0.393   0.771  m6/XLXI_1/XLXI_17 (m6/XLXI_1/XLXN_80)
     AND4:I1->O            2   0.067   0.608  m6/XLXI_1/XLXI_56 (m6/XLXI_1/XLXN_60)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_1/XLXI_28 (m6/XLXI_1/XLXN_12)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_2 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.286ns (1.485ns logic, 5.801ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/pdreg'
  Total number of paths / destination ports: 172 / 7
-------------------------------------------------------------------------
Offset:              7.286ns (Levels of Logic = 9)
  Source:            num_5_1 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m1/pdreg rising

  Data Path: num_5_1 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  num_5_1 (num_5_1)
     AND2:I0->O            1   0.053   0.635  m3/XLXI_7 (m3/XLXN_6)
     OR4:I2->O            26   0.157   0.890  m3/XLXI_10 (Result<1>)
     AND2:I0->O            1   0.053   0.602  m6/XLXI_2/XLXI_1/XLXI_6 (m6/XLXI_2/XLXI_1/XLXN_5)
     OR4:I3->O            11   0.190   0.465  m6/XLXI_2/XLXI_1/XLXI_10 (m6/HEX<1>)
     INV:I->O              8   0.393   0.771  m6/XLXI_1/XLXI_17 (m6/XLXI_1/XLXN_80)
     AND4:I1->O            2   0.067   0.608  m6/XLXI_1/XLXI_56 (m6/XLXI_1/XLXN_60)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_1/XLXI_28 (m6/XLXI_1/XLXN_12)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_2 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.286ns (1.452ns logic, 5.834ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm2/pdreg'
  Total number of paths / destination ports: 172 / 7
-------------------------------------------------------------------------
Offset:              7.372ns (Levels of Logic = 9)
  Source:            num_11 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m2/pdreg rising

  Data Path: num_11 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.282   0.851  num_11 (num_11)
     AND2:I0->O            1   0.053   0.725  m3/XLXI_18 (m3/XLXN_15)
     OR4:I1->O            20   0.067   0.864  m3/XLXI_20 (Result<3>)
     AND2:I0->O            1   0.053   0.602  m6/XLXI_2/XLXI_1/XLXI_16 (m6/XLXI_2/XLXI_1/XLXN_13)
     OR4:I3->O             8   0.190   0.445  m6/XLXI_2/XLXI_1/XLXI_20 (m6/HEX<3>)
     INV:I->O             11   0.393   0.668  m6/XLXI_1/XLXI_19 (m6/XLXI_1/XLXN_88)
     AND4:I3->O            2   0.190   0.608  m6/XLXI_1/XLXI_58 (m6/XLXI_1/XLXN_69)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_1/XLXI_33 (m6/XLXI_1/XLXN_14)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_4 (SEGMENT_3_OBUF)
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.372ns (1.485ns logic, 5.887ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 688 / 7
-------------------------------------------------------------------------
Delay:               8.628ns (Levels of Logic = 12)
  Source:            SW<5> (PAD)
  Destination:       SEGMENT<5> (PAD)

  Data Path: SW<5> to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.413  SW_5_IBUF (SW_5_IBUF)
     INV:I->O              2   0.393   0.731  m3/XLXI_26 (m3/XLXN_24)
     AND2:I1->O            4   0.067   0.745  m3/XLXI_23 (m3/XLXN_33)
     AND2:I1->O            1   0.067   0.725  m3/XLXI_8 (m3/XLXN_7)
     OR4:I1->O            26   0.067   0.890  m3/XLXI_10 (Result<1>)
     AND2:I0->O            1   0.053   0.602  m6/XLXI_2/XLXI_1/XLXI_6 (m6/XLXI_2/XLXI_1/XLXN_5)
     OR4:I3->O            11   0.190   0.465  m6/XLXI_2/XLXI_1/XLXI_10 (m6/HEX<1>)
     INV:I->O              8   0.393   0.771  m6/XLXI_1/XLXI_17 (m6/XLXI_1/XLXN_80)
     AND4:I1->O            2   0.067   0.608  m6/XLXI_1/XLXI_56 (m6/XLXI_1/XLXN_60)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_1/XLXI_28 (m6/XLXI_1/XLXN_12)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_1/XLXI_2 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      8.628ns (1.554ns logic, 7.074ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.472|         |         |         |
m0/pdreg       |    6.040|         |         |         |
m1/pdreg       |    6.040|         |         |         |
m2/pdreg       |    6.146|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/pdreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/pdreg       |    2.494|         |         |         |
m1/pdreg       |    2.494|         |         |         |
m2/pdreg       |    2.580|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/pdreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/pdreg       |    2.494|         |         |         |
m1/pdreg       |    2.494|         |         |         |
m2/pdreg       |    2.580|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m2/pdreg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/pdreg       |    4.047|         |         |         |
m1/pdreg       |    4.935|         |         |         |
m2/pdreg       |    2.580|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m6/XLXI_3/clkdiv_17
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
m6/XLXI_3/clkdiv_17|    1.966|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.79 secs
 
--> 

Total memory usage is 4617780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    5 (   0 filtered)

