# Reading pref.tcl
# do Projeto2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:23:24 on Nov 08,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UC
# -- Compiling architecture Behavior of UC
# End time: 10:23:24 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.uc
# vsim work.uc 
# Start time: 10:23:29 on Nov 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uc(behavior)
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 0ps -endtime 4000ps sim:/uc/OPin
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 4000ps sim:/uc/Reset
wave modify -driver freeze -pattern constant -value 1 -starttime 1000ps -endtime 4000ps Edit:/uc/Reset
wave create -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 50 -starttime 0ps -endtime 4000ps sim:/uc/Clock
add wave -position end  sim:/uc/UCSign
run
run
run
run
