// Seed: 3175276680
module module_0 (
    input  wand id_0,
    output wand id_1
);
  parameter id_3 = 1;
  assign id_1 = id_3;
  wire id_4;
  always @(posedge id_4 - id_3) begin : LABEL_0
    {id_0, id_0 | -1} <= id_4;
  end
  reg [1 : -1] id_5;
  logic id_6;
  ;
  wire id_7;
  assign id_1 = id_5;
  assign id_1 = (id_4 & 1);
  always @(posedge -1) assign id_1.id_0 = 1'b0;
  assign id_6[1] = 1;
  always @(posedge 1)
    if (id_3) begin : LABEL_1
      if (id_3) begin : LABEL_2
        id_5 <= id_3;
      end else deassign id_4;
    end
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd39
) (
    output tri1  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  uwire _id_4,
    output uwire id_5
);
  wire id_7;
  logic [id_4 : 1] id_8;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  wire  id_9;
  logic id_10;
  ;
endmodule
