$date
	Fri Nov 11 23:48:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! Y $end
$var wire 1 % x1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1000
1"
#2000
0"
1#
#3000
1!
1$
