## COUNTER DESIGN AND IMPLEMENTATION
- FPGA Architecture flow

![image](https://user-images.githubusercontent.com/92938137/171319753-8f4da3e3-4991-4233-b3c3-384b509b52b4.png)

- BASYS3 FPGA Board

![image](https://user-images.githubusercontent.com/92938137/171319805-7145a8bc-2c97-4b63-ac41-13ce0c65fbff.png)

- Create a new Project in Vivado

![image](https://user-images.githubusercontent.com/92938137/171317425-1e16f567-791d-4fa9-ac81-106c8ee18110.png)
- Create a design and simulation source

![image](https://user-images.githubusercontent.com/92938137/171317525-b9a83bd3-d1d8-4e57-9dc2-a82538231e43.png)
![image](https://user-images.githubusercontent.com/92938137/171317535-a2b20c18-e8d8-405f-8dae-7f94e5e209b4.png)
- Run the simulation

![image](https://user-images.githubusercontent.com/92938137/171317562-9eba74f4-befb-4924-a648-9ae677d75af8.png)
![image](https://user-images.githubusercontent.com/92938137/171317572-3d9e239d-be1e-4de8-b757-6ba71c80eadd.png)
- Run the RTL

![image](https://user-images.githubusercontent.com/92938137/171318209-1b013da8-0721-450a-8e89-40f7ce9834fe.png)
- Create a Constraints(.xdc) file

![image](https://user-images.githubusercontent.com/92938137/171318143-82cd77dd-c126-43f7-8db8-6778245b34da.png)
- Synthesis

![image](https://user-images.githubusercontent.com/92938137/171319867-0234b1dc-1f63-4274-adbe-205d067c58cd.png)
- Setting up of timing Constraints
![image](https://user-images.githubusercontent.com/92938137/171322862-0e1e5cc8-ad04-41d5-af77-3f2491b2e844.png)
![image](https://user-images.githubusercontent.com/92938137/171320374-5f044668-e026-4ac0-93b9-167fdede9920.png)   
  - Both set up and hold slacks are positive
- Run implementation
![image](https://user-images.githubusercontent.com/92938137/171320745-84a1d2b2-50a5-4500-bb5c-a1488e29b3d7.png)

- Area, Power and Timing Analysis
     - Timing Analysis:
![image](https://user-images.githubusercontent.com/92938137/171322431-cf74a945-9b79-42ab-a479-23e23e47db6a.png)
     - Power Analysis
![image](https://user-images.githubusercontent.com/92938137/171322347-44755eea-514a-43a7-9cf6-9a5437002cb3.png)
     - Area Analysis
![image](https://user-images.githubusercontent.com/92938137/171322626-4b47acca-7509-49f9-86db-f56d9c816beb.png)
![image](https://user-images.githubusercontent.com/92938137/171322651-a4436351-9808-49f4-8d08-8d861c4ce098.png)

