

================================================================
== Vivado HLS Report for 'ZeroPadding'
================================================================
* Date:           Sat May 20 12:00:32 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyReal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.65|     8.516|        1.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263681|  263681|  263681|  263681|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  263680|  263680|       515|          -|          -|   512|    no    |
        | + Loop 1.1  |     512|     512|         2|          1|          1|   512|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    130|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      41|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      41|    217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_141_p2                      |     +    |      0|  0|  14|          10|           1|
    |yi_fu_111_p2                      |     +    |      0|  0|  14|          10|           1|
    |and_ln484_1_fu_129_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln484_2_fu_163_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln484_fu_159_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln477_fu_105_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln478_fu_135_p2              |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln484_1_fu_123_p2            |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln484_2_fu_147_p2            |   icmp   |      0|  0|  13|          10|           3|
    |icmp_ln484_3_fu_153_p2            |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln484_fu_117_p2              |   icmp   |      0|  0|  13|          10|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |fifo5_din                         |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 130|          90|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |fifo4_blk_n              |   9|          2|    1|          2|
    |fifo5_blk_n              |   9|          2|    1|          2|
    |xi_0_i_reg_94            |   9|          2|   10|         20|
    |yi_0_i_reg_83            |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   25|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln484_1_reg_186      |   1|   0|    1|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln478_reg_191       |   1|   0|    1|          0|
    |icmp_ln484_2_reg_200     |   1|   0|    1|          0|
    |icmp_ln484_3_reg_205     |   1|   0|    1|          0|
    |xi_0_i_reg_94            |  10|   0|   10|          0|
    |yi_0_i_reg_83            |  10|   0|   10|          0|
    |yi_reg_181               |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_done        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_continue    |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|fifo4_dout     |  in |    8|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_empty_n  |  in |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_read     | out |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo5_din      | out |    8|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_full_n   |  in |    1|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_write    | out |    1|   ap_fifo  |     fifo5    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

