<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>urjc.es</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>test_dma_best</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>test_dma_best_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bc656ca8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>test_dma_best_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bc656ca8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>650c09ba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b3f63aa2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>sim_axis_test</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>462640ea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/mem_pp_64_1/mem_pp_64.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spiSim.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_dma_best_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_dma_best_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_abf3b1a7</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/mem_pp_64_1/mem_pp_64.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spiSim.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_dma_best_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_dma_best_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/test_dma_best_v1_0/data/test_dma_best.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_dma_best_v1_0/data/test_dma_best.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_dma_best_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_dma_best_v1_0/src/test_dma_best.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_dma_best_v1_0/src/test_dma_best.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_dma_best_v1_0/src/test_dma_best_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/test_dma_best_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b3f63aa2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sim_axis_test.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../vivado/best_dma_test/best_dma_test.tmp/test_dma_best_v1_0_project/test_dma_best_v1_0_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="8" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_dma_best_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>test_dma_best_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-04-07T14:25:35Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208b5c68_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446e3306_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772d943c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b3a8b7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b2932a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a6e92a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b83698c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7b3c04_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749599d1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511e954b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2357260_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21789405_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be57cdc_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f798580_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4113728f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226281be_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77994c98_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee6d286_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a88e5cf_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d23fe86_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4456e80d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58679188_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c466b56_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2518ecca_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61499f3f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4441e0bc_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7900fbbc_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160b530a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b24464b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4265bd2f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474ee4af_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d54f1d8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdb155c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecb02dc_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45717627_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f80d8d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b333211_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10930967_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17422e21_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a23c137_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582d253_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232ff8d6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8dc6ef_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33207d1e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41dae62b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3d9642_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50840acf_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70abfcbb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783e1612_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573f1e5c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e673d9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4843d01b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9f4624_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4afc86_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294fcb89_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529aa3eb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7270a585_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c8ac27_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7b91cd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103e09b8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195bd629_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517e22cb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f456149_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758dc8ac_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e14326e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583c62b7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5954d626_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce5d96b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dddf45_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30be0385_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf73af5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f033b5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76622ad2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164ab30c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4d11c6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ed6b9e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b59ef87_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4b3e08_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172b9944_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7481cc8b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2a7478_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6bc270_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37995e2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710bdba9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aa9590_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a8b055_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b24c905_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a79aa59_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7358dce5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d036305_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c99fba4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ebac0b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c175bee_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbd1e3a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57517b6f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd74aa6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9ee528_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd990d4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739d203e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677537d2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1872fb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695e88b5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d139095_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60744768_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349af35b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64315505_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431cb1e4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cf7be8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53afa274_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fe197a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa70ac0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a2a544_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f6be_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3939ca41_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21eddacf_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25723621_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e15a68_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf0694c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fee652a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d34f17b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54442336_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d80ecd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6dea0a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1669b160_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47273a01_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4df4f1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533734d9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338de74_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3843b9d5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b9ba72_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293ef875_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b8cd1d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1954314_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ea1cbd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebb5ad0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21be9d91_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/test_dma_best_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5ac0f3e8"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="70444ea4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8b2cf7d0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2ddc08c8"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="31fce66e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
