m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/simulation/modelsim
vAlu
Z1 !s110 1625580568
!i10b 1
!s100 fI2A4I_;g_m[_0D<i<njc2
If[Ic@0NWPC`M6H]jAazlA2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1625560097
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Alu.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Alu.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1625580568.000000
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Alu.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit}
Z8 tCvgOpt 0
n@alu
vAR
R1
!i10b 1
!s100 Gz`Xkdj58Yi7XbIc4VL0A2
IcCH_^HTmChaPVMIkl80ZO0
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/AR.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/AR.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/AR.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/AR.v|
!i113 1
R6
R7
R8
n@a@r
vBus_mux
R1
!i10b 1
!s100 oeDbiB5<hI?o[4KCT[CDP1
IdoH=6eWfVDHd2lk?UfMS<2
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Bus_mux.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Bus_mux.v
L0 5
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Bus_mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Bus_mux.v|
!i113 1
R6
R7
R8
n@bus_mux
vComp
R1
!i10b 1
!s100 1fc>2;fH8Al;T=ibDh8gk1
IdAMYF9I;3WLFzYi`hjU6<3
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Comp.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Comp.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1625580567.000000
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Comp.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Comp.v|
!i113 1
R6
R7
R8
n@comp
vcontrolunit
R1
!i10b 1
!s100 iDXZKF76TahfY<QoL[N][1
IRJ8niE_<8<o@E@f1ga5Po3
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/controlunit.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/controlunit.v
L0 38
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/cu_param.v|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/controlunit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/controlunit.v|
!i113 1
R6
R7
R8
vcore
R1
!i10b 1
!s100 7_:^PhdAoS2AUMFFe38ZX2
INj?HX32F2c9ef1i=[M<eR2
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/core.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/core.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/proc_param.v|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/core.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/core.v|
!i113 1
R6
R7
R8
vdata_mem
R1
!i10b 1
!s100 :gg:[RzFKWNIa>a1j6HMF1
I_iD=WaLT>dBGY]oHVI@<13
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/data_mem.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/data_mem.v
L0 4
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/data_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/data_mem.v|
!i113 1
R6
R7
R8
vdmem_controller
Z10 !s110 1625580567
!i10b 1
!s100 3Pz>h<S>Md]NG6nP2OV;80
If6BVMJ1O3UGgfMmmP=<TI1
R2
R0
Z11 w1625560098
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/dmem_controller.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/dmem_controller.v
L0 1
R4
r1
!s85 0
31
Z12 !s108 1625580566.000000
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/dmem_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/dmem_controller.v|
!i113 1
R6
R7
R8
vimem_controller
Z13 !s110 1625580566
!i10b 1
!s100 OaNb_C`81c8`;izTLI?kY1
IVOfb2`^@I5>IoXLVhTkeH1
R2
R0
R11
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/imem_controller.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/imem_controller.v
L0 1
R4
r1
!s85 0
31
R12
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/imem_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/imem_controller.v|
!i113 1
R6
R7
R8
vins_mem
R1
!i10b 1
!s100 llOil[6>dAeV=hI3i8RB13
IRi0P8;7^:GS@I]6LzQOU91
R2
R0
R11
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/ins_mem.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/ins_mem.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/ins_mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/ins_mem.v|
!i113 1
R6
R7
R8
vmux_3to1_8bit
R10
!i10b 1
!s100 VK4zJfBZFdYO6Ol`Y4RPL0
IzU`X<N5`E?^^o7m@@b<iA3
R2
R0
R11
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/mux_3to1_8bit.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/mux_3to1_8bit.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/mux_3to1_8bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/mux_3to1_8bit.v|
!i113 1
R6
R7
R8
vPC
R13
!i10b 1
!s100 VjS7]jDcmTBZNoRl?cC9N0
IIR_5J=nC=i>E2L0zn0nn>3
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/PC.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/PC.v
L0 1
R4
r1
!s85 0
31
R12
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/PC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/PC.v|
!i113 1
R6
R7
R8
n@p@c
vprocessor
R10
!i10b 1
!s100 Sk@^^nlgnK=m_A?I87[383
Im94X`cKgco7mjIY?X6_X=1
R2
R0
R11
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor.v
L0 2
R4
r1
!s85 0
31
R9
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor.v|
!i113 1
R6
R7
R8
vprocessor_tb
R1
!i10b 1
!s100 jgng4cdi2=Mbb@OW_izE92
IoSAHhSBUKC@YFX@amo5h91
R2
R0
R11
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor_tb.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor_tb.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/processor_tb.v|
!i113 1
R6
R7
R8
vReg_module_RI
R10
!i10b 1
!s100 9dGQG?SRG`[kTYFj7h]0<2
I][lH=cGTK5Z97Y:XBc8m^3
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RI.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RI.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RI.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RI.v|
!i113 1
R6
R7
R8
n@reg_module_@r@i
vReg_module_RW
R10
!i10b 1
!s100 <;Sko;nCX<z]D=ZoHHXRO1
I1FXQKb]8AhM2g=G<[CL<S1
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RW.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RW.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RW.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_RW.v|
!i113 1
R6
R7
R8
n@reg_module_@r@w
vReg_module_W
R10
!i10b 1
!s100 H[k<JVa2HH6FLd0US?8eP1
IWV[Iolo_IG^6J:F29_gHV2
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_W.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_W.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_W.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_W.v|
!i113 1
R6
R7
R8
n@reg_module_@w
vReg_module_WI
R10
!i10b 1
!s100 Ia^_;=632CCjTY4XSJX9J0
I`@naeiI9ObAVAK`E>X8M`2
R2
R0
R3
8D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_WI.v
FD:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_WI.v
L0 1
R4
r1
!s85 0
31
R9
!s107 D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_WI.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit|D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/16-bit/MULTI_CORE_edit/Reg_module_WI.v|
!i113 1
R6
R7
R8
n@reg_module_@w@i
