diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a-display.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a-display.dtsi
new file mode 100644
index 0000000..b98b78e
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a-display.dtsi
@@ -0,0 +1,100 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2022 Radxa Limited.
+ *
+ */
+
+/ {
+	compatible = "radxa,rock-3a", "rockchip,rk3568";
+
+	vcc_mipi: vcc-mipi {
+		status = "disabled";
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_mipi";
+		regulator-boot-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+		gpio = <&gpio3 RK_PC0 GPIO_ACTIVE_HIGH>;
+		vin-supply = <&vcc3v3_sys>;
+
+		regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+};
+
+&video_phy1 {
+    status = "disabled";
+};
+
+&dsi1 {
+	status = "disabled";
+	power-supply = <&vcc_mipi>;
+
+	dsi1_panel: dsi-panel@0 {
+		compatible = "rockpi,tc358762";
+		reg = <0x0>;
+		status = "disabled";
+
+		ports {			
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+
+				panel_in_dsi1: endpoint {
+					remote-endpoint = <&dsi1_out_panel>;
+				};
+			};
+		};
+	};
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			dsi1_out_panel: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&panel_in_dsi1>;
+			};
+		};
+	};
+};
+
+&dsi1_in_vp0 {
+	status = "disabled";
+};
+
+&dsi1_in_vp1 {
+	status = "disabled";
+};
+
+&route_dsi1 {
+	status = "disabled";
+	connect = <&vp1_out_dsi1>;
+};
+
+&i2c3 {
+	status = "disabled";
+	pinctrl-0 = <&i2c3m1_xfer>;
+
+	rockpi_mcu: rockpi-mcu@45 {
+		compatible = "rockpi_mcu";
+		reg = <0x45>;
+		status = "disabled";
+	};
+
+	rockpi_ft5406: rockpi-ft5406@38 {
+		compatible = "rockpi_ft5406";
+		reg = <0x38>;
+		status = "disabled";
+	};
+};
