{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518102177576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518102177578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 10:02:57 2018 " "Processing started: Thu Feb  8 10:02:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518102177578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102177578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab -c lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102177578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518102177848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518102177848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rightshift_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rightshift_32bit-rightshift_32bitImpl " "Found design unit 1: rightshift_32bit-rightshift_32bitImpl" {  } { { "rightshift_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/rightshift_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188369 ""} { "Info" "ISGN_ENTITY_NAME" "1 rightshift_32bit " "Found entity 1: rightshift_32bit" {  } { { "rightshift_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/rightshift_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit-or_32bitImpl " "Found design unit 1: or_32bit-or_32bitImpl" {  } { { "or_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/or_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188371 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/or_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_32bit-not_32bitImpl " "Found design unit 1: not_32bit-not_32bitImpl" {  } { { "not_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/not_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188374 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/not_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1-mux_8to1Impl " "Found design unit 1: mux_8to1-mux_8to1Impl" {  } { { "mux_8to1.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/mux_8to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188376 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "mux_8to1.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/mux_8to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-mux_2to1Impl " "Found design unit 1: mux_2to1-mux_2to1Impl" {  } { { "mux_2to1.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/mux_2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188379 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/mux_2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift_32bit-leftshift_32bitImpl " "Found design unit 1: leftshift_32bit-leftshift_32bitImpl" {  } { { "leftshift_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/leftshift_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188381 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift_32bit " "Found entity 1: leftshift_32bit" {  } { { "leftshift_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/leftshift_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladderImpl " "Found design unit 1: fulladder-fulladderImpl" {  } { { "fulladder.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188384 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bit-and_32bitImpl " "Found design unit 1: and_32bit-and_32bitImpl" {  } { { "and_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/and_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188386 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/and_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188386 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \":\", or \",\" ALU.vhd(13) " "VHDL syntax error at ALU.vhd(13) near text \"END\";  expecting \":\", or \",\"" {  } { { "ALU.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/ALU.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188388 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" ALU.vhd(25) " "VHDL syntax error at ALU.vhd(25) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "ALU.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/ALU.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188389 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "ALU ALU.vhd(110) " "VHDL syntax error at ALU.vhd(110): name used in construct must match previously specified name \"ALU\"" {  } { { "ALU.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/ALU.vhd" 110 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518102188389 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "ALU ALU.vhd(6) " "Ignored construct ALU at ALU.vhd(6) due to previous errors" {  } { { "ALU.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/ALU.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1518102188389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ALU.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_32bit-adder_32bitImpl " "Found design unit 1: adder_32bit-adder_32bitImpl" {  } { { "adder_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/adder_32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188392 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "adder_32bit.vhd" "" { Text "/home/student2/mnithiya/coe608/lab3/adder_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518102188392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1294 " "Peak virtual memory: 1294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518102188580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb  8 10:03:08 2018 " "Processing ended: Thu Feb  8 10:03:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518102188580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518102188580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518102188580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102188580 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518102189233 ""}
