// Seed: 1763085108
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_21 = id_11 == id_12; 1'h0; id_2 = id_16) begin : LABEL_0
    assign id_12 = 1;
  end
  assign id_11 = 1'b0;
  wire id_22;
  assign #id_23 id_18 = 1;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_2
  );
  id_24 :
  assert property (@(posedge 1 or posedge 1) 1)
  else;
  wire id_25;
endmodule
