$date
	Wed Dec  3 16:53:21 2025
$end

$version
	Synopsys VCS version X-2025.06-1_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 3a34dfda4eef904b $end


$scope module switch_sequential_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end

$scope module port0 $end
$var reg 1 # valid_in $end
$var reg 4 $ source_in [3:0] $end
$var reg 4 % target_in [3:0] $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' valid_out $end
$var reg 8 ( data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 + source_out [3:0] $end
$var reg 4 , target_out [3:0] $end
$upscope $end


$scope module port1 $end
$var reg 1 - valid_in $end
$var reg 4 . source_in [3:0] $end
$var reg 4 / target_in [3:0] $end
$var reg 8 0 data_in [7:0] $end
$var reg 1 1 valid_out $end
$var reg 8 2 data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 3 source_out [3:0] $end
$var reg 4 4 target_out [3:0] $end
$upscope $end


$scope module port2 $end
$var reg 1 5 valid_in $end
$var reg 4 6 source_in [3:0] $end
$var reg 4 7 target_in [3:0] $end
$var reg 8 8 data_in [7:0] $end
$var reg 1 9 valid_out $end
$var reg 8 : data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 ; source_out [3:0] $end
$var reg 4 < target_out [3:0] $end
$upscope $end


$scope module port3 $end
$var reg 1 = valid_in $end
$var reg 4 > source_in [3:0] $end
$var reg 4 ? target_in [3:0] $end
$var reg 8 @ data_in [7:0] $end
$var reg 1 A valid_out $end
$var reg 8 B data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 C source_out [3:0] $end
$var reg 4 D target_out [3:0] $end
$upscope $end


$scope module dut $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 E grant [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 1 N arb_active $end
$var reg 1 O active0 $end
$var reg 1 P active1 $end
$var reg 1 Q active2 $end
$var reg 1 R active3 $end
$var reg 16 S fifo_data_out0 [15:0] $end
$var reg 16 T fifo_data_out1 [15:0] $end
$var reg 16 U fifo_data_out2 [15:0] $end
$var reg 16 V fifo_data_out3 [15:0] $end
$var reg 4 W port_reqs [3:0] $end

$scope module port0_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 # valid_in $end
$var reg 4 Z source_in [3:0] $end
$var reg 4 [ target_in [3:0] $end
$var reg 8 \ data_in [7:0] $end
$var reg 1 ] grant $end
$var reg 4 J pkt_dst [3:0] $end
$var reg 16 S fifo_data_out [15:0] $end
$var reg 1 ^ port_req $end
$var reg 1 _ fifo_full $end
$var reg 1 ` fifo_empty $end
$var reg 8 a header_out [7:0] $end
$var reg 2 b current_state [1:0] $end
$var reg 2 c next_state [1:0] $end
$var reg 2 d Packet_Type [1:0] $end
$var reg 2 e pkt_type [1:0] $end
$var reg 1 f pkt_valid $end
$var reg 1 g read_en_fifo $end

$scope module parser_inst $end
$var reg 4 h source [3:0] $end
$var reg 4 i target [3:0] $end
$var reg 2 e pkt_type [1:0] $end
$var reg 1 f pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 j data_in [15:0] $end
$var reg 1 # wr_en $end
$var reg 1 _ fifo_full $end
$var reg 8 a header_out [7:0] $end
$var reg 1 g rd_en $end
$var reg 16 S data_out [15:0] $end
$var reg 1 ` fifo_empty $end
$var reg 3 k wr_ptr [2:0] $end
$var reg 3 l rd_ptr [2:0] $end
$var reg 4 m fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port1_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 - valid_in $end
$var reg 4 n source_in [3:0] $end
$var reg 4 o target_in [3:0] $end
$var reg 8 p data_in [7:0] $end
$var reg 1 q grant $end
$var reg 4 K pkt_dst [3:0] $end
$var reg 16 T fifo_data_out [15:0] $end
$var reg 1 r port_req $end
$var reg 1 s fifo_full $end
$var reg 1 t fifo_empty $end
$var reg 8 u header_out [7:0] $end
$var reg 2 v current_state [1:0] $end
$var reg 2 w next_state [1:0] $end
$var reg 2 x Packet_Type [1:0] $end
$var reg 2 y pkt_type [1:0] $end
$var reg 1 z pkt_valid $end
$var reg 1 { read_en_fifo $end

$scope module parser_inst $end
$var reg 4 | source [3:0] $end
$var reg 4 } target [3:0] $end
$var reg 2 y pkt_type [1:0] $end
$var reg 1 z pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 ~ data_in [15:0] $end
$var reg 1 - wr_en $end
$var reg 1 s fifo_full $end
$var reg 8 u header_out [7:0] $end
$var reg 1 { rd_en $end
$var reg 16 T data_out [15:0] $end
$var reg 1 t fifo_empty $end
$var reg 3 "! wr_ptr [2:0] $end
$var reg 3 "" rd_ptr [2:0] $end
$var reg 4 "# fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port2_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 5 valid_in $end
$var reg 4 "$ source_in [3:0] $end
$var reg 4 "% target_in [3:0] $end
$var reg 8 "& data_in [7:0] $end
$var reg 1 "' grant $end
$var reg 4 L pkt_dst [3:0] $end
$var reg 16 U fifo_data_out [15:0] $end
$var reg 1 "( port_req $end
$var reg 1 ") fifo_full $end
$var reg 1 "* fifo_empty $end
$var reg 8 "+ header_out [7:0] $end
$var reg 2 ", current_state [1:0] $end
$var reg 2 "- next_state [1:0] $end
$var reg 2 ". Packet_Type [1:0] $end
$var reg 2 "/ pkt_type [1:0] $end
$var reg 1 "0 pkt_valid $end
$var reg 1 "1 read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "2 source [3:0] $end
$var reg 4 "3 target [3:0] $end
$var reg 2 "/ pkt_type [1:0] $end
$var reg 1 "0 pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 "4 data_in [15:0] $end
$var reg 1 5 wr_en $end
$var reg 1 ") fifo_full $end
$var reg 8 "+ header_out [7:0] $end
$var reg 1 "1 rd_en $end
$var reg 16 U data_out [15:0] $end
$var reg 1 "* fifo_empty $end
$var reg 3 "5 wr_ptr [2:0] $end
$var reg 3 "6 rd_ptr [2:0] $end
$var reg 4 "7 fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port3_i $end
$var reg 1 X clk $end
$var reg 1 Y rst_n $end
$var reg 1 = valid_in $end
$var reg 4 "8 source_in [3:0] $end
$var reg 4 "9 target_in [3:0] $end
$var reg 8 ": data_in [7:0] $end
$var reg 1 "; grant $end
$var reg 4 M pkt_dst [3:0] $end
$var reg 16 V fifo_data_out [15:0] $end
$var reg 1 "< port_req $end
$var reg 1 "= fifo_full $end
$var reg 1 "> fifo_empty $end
$var reg 8 "? header_out [7:0] $end
$var reg 2 "@ current_state [1:0] $end
$var reg 2 "A next_state [1:0] $end
$var reg 2 "B Packet_Type [1:0] $end
$var reg 2 "C pkt_type [1:0] $end
$var reg 1 "D pkt_valid $end
$var reg 1 "E read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "F source [3:0] $end
$var reg 4 "G target [3:0] $end
$var reg 2 "C pkt_type [1:0] $end
$var reg 1 "D pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 Y rst_n $end
$var reg 1 X clk $end
$var reg 16 "H data_in [15:0] $end
$var reg 1 = wr_en $end
$var reg 1 "= fifo_full $end
$var reg 8 "? header_out [7:0] $end
$var reg 1 "E rd_en $end
$var reg 16 V data_out [15:0] $end
$var reg 1 "> fifo_empty $end
$var reg 3 "I wr_ptr [2:0] $end
$var reg 3 "J rd_ptr [2:0] $end
$var reg 4 "K fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module top_arb_i $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 W port_reqs [3:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 4 E grant_bus [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 1 O active0 $end
$var reg 1 P active1 $end
$var reg 1 Q active2 $end
$var reg 1 R active3 $end
$var reg 2 "L ptr0 [1:0] $end
$var reg 2 "M ptr1 [1:0] $end
$var reg 2 "N ptr2 [1:0] $end
$var reg 2 "O ptr3 [1:0] $end
$var reg 4 "P win_out0 [3:0] $end
$var reg 4 "Q win_out1 [3:0] $end
$var reg 4 "R win_out2 [3:0] $end
$var reg 4 "S win_out3 [3:0] $end
$var reg 4 "T reqs_out0 [3:0] $end
$var reg 4 "U reqs_out1 [3:0] $end
$var reg 4 "V reqs_out2 [3:0] $end
$var reg 4 "W reqs_out3 [3:0] $end
$upscope $end


$scope module mux0_i $end
$var reg 2 F mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "X arb_active $end
$var reg 8 "Y data_out [7:0] $end
$var reg 1 "Z valid_out $end
$upscope $end


$scope module mux1_i $end
$var reg 2 G mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "[ arb_active $end
$var reg 8 "\ data_out [7:0] $end
$var reg 1 "] valid_out $end
$upscope $end


$scope module mux2_i $end
$var reg 2 H mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "^ arb_active $end
$var reg 8 "_ data_out [7:0] $end
$var reg 1 "` valid_out $end
$upscope $end


$scope module mux3_i $end
$var reg 2 I mux_sel [1:0] $end
$var reg 16 S data_in0 [15:0] $end
$var reg 16 T data_in1 [15:0] $end
$var reg 16 U data_in2 [15:0] $end
$var reg 16 V data_in3 [15:0] $end
$var reg 1 "a arb_active $end
$var reg 8 "b data_out [7:0] $end
$var reg 1 "c valid_out $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0O
0P
0Q
0R
0!
0"
b0000000000000000 S
b0000000000000000 T
b0000000000000000 U
b0000000000000000 V
b0000 E
bxx F
bxx G
bxx H
bxx I
b0000 J
b0000 K
b0000 L
b0000 M
b0000 W
b00 "L
b00 "M
b00 "N
b00 "O
b0000 "T
b0000 "U
b0000 "V
b0000 "W
b0000 "P
b0000 "Q
b0000 "R
b0000 "S
b00000000 (
b00000000 &
b0000 %
b0000 $
b00000000 2
b00000000 0
b0000 /
b0000 .
b00000000 :
b00000000 8
b0000 7
b0000 6
b00000000 B
b00000000 @
b0000 ?
b0000 >
1`
0_
0f
0^
0g
b00 d
b00 b
b00000000 \
b0000 m
b00000000 a
b00 c
b00 e
b000 l
b0000 Z
b0000 [
bxxxxxxxxxxxxxxxx j
bxxxx i
bxxxx h
b000 k
1t
0s
0z
0r
0{
b00 x
b00 v
b00000000 p
b0000 "#
b00000000 u
b00 w
b00 y
b000 ""
b0000 n
b0000 o
bxxxxxxxxxxxxxxxx ~
bxxxx }
bxxxx |
b000 "!
1"*
0")
0"0
0"(
0"1
b00 ".
b00 ",
b00000000 "&
b0000 "7
b00000000 "+
b00 "-
b00 "/
b000 "6
b0000 "$
b0000 "%
bxxxxxxxxxxxxxxxx "4
bxxxx "3
bxxxx "2
b000 "5
1">
0"=
0"D
0"<
0"E
b00 "B
b00 "@
b00000000 ":
b0000 "K
b00000000 "?
b00 "A
b00 "C
b000 "J
b0000 "8
b0000 "9
bxxxxxxxxxxxxxxxx "H
bxxxx "G
bxxxx "F
b000 "I
0"Z
b00000000 "Y
0"]
b00000000 "\
0"`
b00000000 "_
0"c
b00000000 "b
xN
0X
0Y
0]
0q
0"'
0";
0"X
0"[
0"^
0"a
0)
0*
0#
0'
0-
01
05
09
0=
0A
$end
bxxxxxxxxxxxx0000 j
bxxxxxxxx00000000 j
b0000000000000000 j
b0000 i
b0000 h
bxxxxxxxxxxxx0000 ~
bxxxxxxxx00000000 ~
b0000000000000000 ~
b0000 }
b0000 |
bxxxxxxxxxxxx0000 "4
bxxxxxxxx00000000 "4
b0000000000000000 "4
b0000 "3
b0000 "2
bxxxxxxxxxxxx0000 "H
bxxxxxxxx00000000 "H
b0000000000000000 "H
b0000 "G
b0000 "F
#5
1!
1X
1)
#10
0!
0X
0)
#15
1!
1X
1)
#20
0!
0X
0)
#25
1!
1X
1)
#30
0!
0X
0)
#35
1!
1X
1)
#40
0!
0X
0)
#45
1!
1X
1)
1"
1*
1Y
b00 F
b00 G
b00 H
b00 I
#50
0!
0X
0)
#55
1!
1X
1)
#60
0!
0X
0)
#65
1!
1X
1)
1#
b0001 $
b0001 Z
b0000000000000001 j
b0010 %
b0010 [
b0000000000100001 j
b10101010 &
b10101010 \
b1010101000100001 j
#70
0!
0X
0)
#75
1!
1X
1)
0#
b001 k
b0001 m
0`
b00100001 a
b0010 i
b0001 h
b0010 J
b01 c
b0001 "U
b01 e
1f
b0001 "Q
#80
0!
0X
0)
#85
1!
1X
1)
b01 b
b10 c
#90
0!
0X
0)
#95
1!
1X
1)
b10 b
b01 d
1^
b0001 W
b0001 E
1]
b11 c
1g
#100
0!
0X
0)
#105
1!
1X
1)
b1010101000100001 S
b001 l
b0000 m
1`
b11 b
1P
1"[
b01 "M
b10101010 "\
b10101010 2
1"]
11
b00000000 a
b0000 i
b0000 h
b0000 J
b00 c
0^
0g
b0000 E
0]
b0000 "U
b00 e
0f
b0000 W
b0000 "Q
#110
0!
0X
0)
#115
1!
1X
1)
b00 b
0P
0"[
b00000000 "\
b00000000 2
0"]
01
#120
0!
0X
0)
#125
1!
1X
1)
#130
0!
0X
0)
#135
1!
1X
1)
#140
0!
0X
0)
#145
1!
1X
1)
#150
0!
0X
0)
#155
1!
1X
1)
#160
0!
0X
0)
#165
1!
1X
1)
#170
0!
0X
0)
#175
1!
1X
1)
#180
0!
0X
0)
#185
1!
1X
1)
#190
0!
0X
0)
#195
1!
1X
1)
#200
0!
0X
0)
#205
1!
1X
1)
#210
0!
0X
0)
#215
1!
1X
1)
#220
0!
0X
0)
#225
1!
1X
1)
#230
0!
0X
0)
#235
1!
1X
1)
#240
0!
0X
0)
#245
1!
1X
1)
#250
0!
0X
0)
#255
1!
1X
1)
#260
0!
0X
0)
#265
1!
1X
1)
#270
0!
0X
0)
#275
1!
1X
1)
1-
b0010 .
b0010 n
b0000000000000010 ~
b0100 /
b0100 o
b0000000001000010 ~
b10111011 0
b10111011 p
b1011101101000010 ~
#280
0!
0X
0)
#285
1!
1X
1)
0-
b001 "!
b0001 "#
0t
b01000010 u
b0100 }
b0010 |
b0100 K
b01 w
b0010 "V
b01 y
1z
b0010 "R
#290
0!
0X
0)
#295
1!
1X
1)
b01 v
b01 H
b10 w
#300
0!
0X
0)
#305
1!
1X
1)
b10 v
b01 x
1r
b0010 W
b0010 E
1q
b11 w
1{
#310
0!
0X
0)
#315
1!
1X
1)
b1011101101000010 T
b001 ""
b0000 "#
1t
b11 v
1Q
1"^
b10 "N
b10111011 "_
b10111011 :
1"`
19
b00000000 u
b0000 }
b0000 |
b0000 K
b00 w
0r
0{
b0000 E
0q
b0000 "V
b00 y
0z
b0000 W
b0000 "R
#320
0!
0X
0)
#325
1!
1X
1)
b00 v
0Q
0"^
b00 H
b00000000 "_
b00000000 :
0"`
09
#330
0!
0X
0)
#335
1!
1X
1)
#340
0!
0X
0)
#345
1!
1X
1)
#350
0!
0X
0)
#355
1!
1X
1)
#360
0!
0X
0)
#365
1!
1X
1)
#370
0!
0X
0)
#375
1!
1X
1)
#380
0!
0X
0)
#385
1!
1X
1)
#390
0!
0X
0)
#395
1!
1X
1)
#400
0!
0X
0)
#405
1!
1X
1)
#410
0!
0X
0)
#415
1!
1X
1)
#420
0!
0X
0)
#425
1!
1X
1)
#430
0!
0X
0)
#435
1!
1X
1)
#440
0!
0X
0)
#445
1!
1X
1)
#450
0!
0X
0)
#455
1!
1X
1)
#460
0!
0X
0)
#465
1!
1X
1)
#470
0!
0X
0)
#475
1!
1X
1)
#480
0!
0X
0)
#485
1!
1X
1)
15
b0100 6
b0100 "$
b0000000000000100 "4
b1000 7
b1000 "%
b0000000010000100 "4
b11001100 8
b11001100 "&
b1100110010000100 "4
#490
0!
0X
0)
#495
1!
1X
1)
05
b001 "5
b0001 "7
0"*
b10000100 "+
b1000 "3
b0100 "2
b1000 L
b01 "-
b0100 "W
b01 "/
1"0
b0100 "S
#500
0!
0X
0)
#505
1!
1X
1)
b01 ",
b10 I
b10 "-
#510
0!
0X
0)
#515
1!
1X
1)
b10 ",
b01 ".
1"(
b0100 W
b0100 E
1"'
b11 "-
1"1
#520
0!
0X
0)
#525
1!
1X
1)
b1100110010000100 U
b001 "6
b0000 "7
1"*
b11 ",
1R
1"a
b11 "O
b11001100 "b
b11001100 B
1"c
1A
b00000000 "+
b0000 "3
b0000 "2
b0000 L
b00 "-
0"(
0"1
b0000 E
0"'
b0000 "W
b00 "/
0"0
b0000 W
b0000 "S
#530
0!
0X
0)
#535
1!
1X
1)
b00 ",
0R
0"a
b00 I
b00000000 "b
b00000000 B
0"c
0A
#540
0!
0X
0)
#545
1!
1X
1)
#550
0!
0X
0)
#555
1!
1X
1)
#560
0!
0X
0)
#565
1!
1X
1)
#570
0!
0X
0)
#575
1!
1X
1)
#580
0!
0X
0)
#585
1!
1X
1)
#590
0!
0X
0)
#595
1!
1X
1)
#600
0!
0X
0)
#605
1!
1X
1)
#610
0!
0X
0)
#615
1!
1X
1)
#620
0!
0X
0)
#625
1!
1X
1)
#630
0!
0X
0)
#635
1!
1X
1)
#640
0!
0X
0)
#645
1!
1X
1)
#650
0!
0X
0)
#655
1!
1X
1)
#660
0!
0X
0)
#665
1!
1X
1)
#670
0!
0X
0)
#675
1!
1X
1)
#680
0!
0X
0)
#685
1!
1X
1)
#690
0!
0X
0)
#695
1!
1X
1)
1=
b1000 >
b1000 "8
b0000000000001000 "H
b0001 ?
b0001 "9
b0000000000011000 "H
b11011101 @
b11011101 ":
b1101110100011000 "H
#700
0!
0X
0)
#705
1!
1X
1)
0=
b001 "I
b0001 "K
0">
b00011000 "?
b0001 "G
b1000 "F
b0001 M
b01 "A
b1000 "T
b01 "C
1"D
b1000 "P
#710
0!
0X
0)
#715
1!
1X
1)
b01 "@
b11 F
b10 "A
#720
0!
0X
0)
#725
1!
1X
1)
b10 "@
b01 "B
1"<
b1000 W
b1000 E
1";
b11 "A
1"E
#730
0!
0X
0)
#735
1!
1X
1)
b1101110100011000 V
b001 "J
b0000 "K
1">
b11 "@
1O
1"X
b11011101 "Y
b11011101 (
1"Z
1'
b00000000 "?
b0000 "G
b0000 "F
b0000 M
b00 "A
0"<
0"E
b0000 E
0";
b0000 "T
b00 "C
0"D
b0000 W
b0000 "P
#740
0!
0X
0)
#745
1!
1X
1)
b00 "@
0O
0"X
b00 F
b00000000 "Y
b00000000 (
0"Z
0'
#750
0!
0X
0)
#755
1!
1X
1)
#760
0!
0X
0)
#765
1!
1X
1)
#770
0!
0X
0)
#775
1!
1X
1)
#780
0!
0X
0)
#785
1!
1X
1)
#790
0!
0X
0)
#795
1!
1X
1)
#800
0!
0X
0)
#805
1!
1X
1)
#810
0!
0X
0)
#815
1!
1X
1)
#820
0!
0X
0)
#825
1!
1X
1)
#830
0!
0X
0)
#835
1!
1X
1)
#840
0!
0X
0)
#845
1!
1X
1)
#850
0!
0X
0)
#855
1!
1X
1)
#860
0!
0X
0)
#865
1!
1X
1)
#870
0!
0X
0)
#875
1!
1X
1)
#880
0!
0X
0)
#885
1!
1X
1)
#890
0!
0X
0)
#895
1!
1X
1)
#900
0!
0X
0)
#905
1!
1X
1)
