{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717512700826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717512700827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 11:51:40 2024 " "Processing started: Tue Jun  4 11:51:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717512700827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512700827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512700827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717512700990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717512700990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "../bar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bloco.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bloco.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bloco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "../placar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "../cb7s.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/button.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717512705226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_center ball.v(54) " "Verilog HDL Implicit Net warning at ball.v(54): created implicit net for \"hit_center\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_left ball.v(55) " "Verilog HDL Implicit Net warning at ball.v(55): created implicit net for \"hit_left\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_right ball.v(56) " "Verilog HDL Implicit Net warning at ball.v(56): created implicit net for \"hit_right\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_d top.v(119) " "Verilog HDL Implicit Net warning at top.v(119): created implicit net for \"hit_block_d\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_u top.v(120) " "Verilog HDL Implicit Net warning at top.v(120): created implicit net for \"hit_block_u\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_r top.v(121) " "Verilog HDL Implicit Net warning at top.v(121): created implicit net for \"hit_block_r\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_l top.v(122) " "Verilog HDL Implicit Net warning at top.v(122): created implicit net for \"hit_block_l\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717512705252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endgame top.v(52) " "Verilog HDL or VHDL warning at top.v(52): object \"endgame\" assigned a value but never read" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block6 top.v(55) " "Verilog HDL warning at top.v(55): object hit_block6 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block7 top.v(55) " "Verilog HDL warning at top.v(55): object hit_block7 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block8 top.v(55) " "Verilog HDL warning at top.v(55): object hit_block8 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block9 top.v(55) " "Verilog HDL warning at top.v(55): object hit_block9 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block10 top.v(55) " "Verilog HDL warning at top.v(55): object hit_block10 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_u6 top.v(61) " "Verilog HDL warning at top.v(61): object hit_block_u6 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_d6 top.v(61) " "Verilog HDL warning at top.v(61): object hit_block_d6 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_l6 top.v(61) " "Verilog HDL warning at top.v(61): object hit_block_l6 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_r6 top.v(61) " "Verilog HDL warning at top.v(61): object hit_block_r6 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_u7 top.v(62) " "Verilog HDL warning at top.v(62): object hit_block_u7 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_d7 top.v(62) " "Verilog HDL warning at top.v(62): object hit_block_d7 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_l7 top.v(62) " "Verilog HDL warning at top.v(62): object hit_block_l7 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_r7 top.v(62) " "Verilog HDL warning at top.v(62): object hit_block_r7 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_u8 top.v(63) " "Verilog HDL warning at top.v(63): object hit_block_u8 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_d8 top.v(63) " "Verilog HDL warning at top.v(63): object hit_block_d8 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_l8 top.v(63) " "Verilog HDL warning at top.v(63): object hit_block_l8 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_r8 top.v(63) " "Verilog HDL warning at top.v(63): object hit_block_r8 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_u9 top.v(64) " "Verilog HDL warning at top.v(64): object hit_block_u9 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_d9 top.v(64) " "Verilog HDL warning at top.v(64): object hit_block_d9 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_l9 top.v(64) " "Verilog HDL warning at top.v(64): object hit_block_l9 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_r9 top.v(64) " "Verilog HDL warning at top.v(64): object hit_block_r9 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_u10 top.v(65) " "Verilog HDL warning at top.v(65): object hit_block_u10 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705253 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_d10 top.v(65) " "Verilog HDL warning at top.v(65): object hit_block_d10 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_l10 top.v(65) " "Verilog HDL warning at top.v(65): object hit_block_l10 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "hit_block_r10 top.v(65) " "Verilog HDL warning at top.v(65): object hit_block_r10 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "endgame_block6 top.v(72) " "Verilog HDL warning at top.v(72): object endgame_block6 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "endgame_block7 top.v(72) " "Verilog HDL warning at top.v(72): object endgame_block7 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "endgame_block8 top.v(72) " "Verilog HDL warning at top.v(72): object endgame_block8 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "endgame_block9 top.v(72) " "Verilog HDL warning at top.v(72): object endgame_block9 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "endgame_block10 top.v(72) " "Verilog HDL warning at top.v(72): object endgame_block10 used but never assigned" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(95) " "Verilog HDL assignment warning at top.v(95): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(96) " "Verilog HDL assignment warning at top.v(96): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(97) " "Verilog HDL assignment warning at top.v(97): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(98) " "Verilog HDL assignment warning at top.v(98): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(99) " "Verilog HDL assignment warning at top.v(99): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(100) " "Verilog HDL assignment warning at top.v(100): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(101) " "Verilog HDL assignment warning at top.v(101): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(102) " "Verilog HDL assignment warning at top.v(102): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(103) " "Verilog HDL assignment warning at top.v(103): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(104) " "Verilog HDL assignment warning at top.v(104): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.v(105) " "Verilog HDL assignment warning at top.v(105): truncated value with size 32 to match size of target (6)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(356) " "Verilog HDL assignment warning at top.v(356): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(357) " "Verilog HDL assignment warning at top.v(357): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(358) " "Verilog HDL assignment warning at top.v(358): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block6 0 top.v(55) " "Net \"hit_block6\" at top.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block7 0 top.v(55) " "Net \"hit_block7\" at top.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block8 0 top.v(55) " "Net \"hit_block8\" at top.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block9 0 top.v(55) " "Net \"hit_block9\" at top.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block10 0 top.v(55) " "Net \"hit_block10\" at top.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_u6 0 top.v(61) " "Net \"hit_block_u6\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_d6 0 top.v(61) " "Net \"hit_block_d6\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_l6 0 top.v(61) " "Net \"hit_block_l6\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_r6 0 top.v(61) " "Net \"hit_block_r6\" at top.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_u7 0 top.v(62) " "Net \"hit_block_u7\" at top.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_d7 0 top.v(62) " "Net \"hit_block_d7\" at top.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_l7 0 top.v(62) " "Net \"hit_block_l7\" at top.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_r7 0 top.v(62) " "Net \"hit_block_r7\" at top.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_u8 0 top.v(63) " "Net \"hit_block_u8\" at top.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_d8 0 top.v(63) " "Net \"hit_block_d8\" at top.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_l8 0 top.v(63) " "Net \"hit_block_l8\" at top.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_r8 0 top.v(63) " "Net \"hit_block_r8\" at top.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_u9 0 top.v(64) " "Net \"hit_block_u9\" at top.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_d9 0 top.v(64) " "Net \"hit_block_d9\" at top.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_l9 0 top.v(64) " "Net \"hit_block_l9\" at top.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_r9 0 top.v(64) " "Net \"hit_block_r9\" at top.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_u10 0 top.v(65) " "Net \"hit_block_u10\" at top.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_d10 0 top.v(65) " "Net \"hit_block_d10\" at top.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_l10 0 top.v(65) " "Net \"hit_block_l10\" at top.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hit_block_r10 0 top.v(65) " "Net \"hit_block_r10\" at top.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "endgame_block6 0 top.v(72) " "Net \"endgame_block6\" at top.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "endgame_block7 0 top.v(72) " "Net \"endgame_block7\" at top.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "endgame_block8 0 top.v(72) " "Net \"endgame_block8\" at top.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "endgame_block9 0 top.v(72) " "Net \"endgame_block9\" at top.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "endgame_block10 0 top.v(72) " "Net \"endgame_block10\" at top.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717512705254 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placar placar:p " "Elaborating entity \"placar\" for hierarchy \"placar:p\"" {  } { { "../top.v" "p" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(78) " "Verilog HDL assignment warning at placar.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705256 "|top|placar:p"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(91) " "Verilog HDL assignment warning at placar.v(91): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705256 "|top|placar:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd placar:p\|bcd:b1 " "Elaborating entity \"bcd\" for hierarchy \"placar:p\|bcd:b1\"" {  } { { "../placar.v" "b1" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cb7s placar:p\|cb7s:c0_vidas " "Elaborating entity \"cb7s\" for hierarchy \"placar:p\|cb7s:c0_vidas\"" {  } { { "../placar.v" "c0_vidas" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button placar:p\|button:b " "Elaborating entity \"button\" for hierarchy \"placar:p\|button:b\"" {  } { { "../placar.v" "b" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/placar.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:v " "Elaborating entity \"vga\" for hierarchy \"vga:v\"" {  } { { "../top.v" "v" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705261 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(41) " "Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705261 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(49) " "Verilog HDL assignment warning at vga.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705261 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(50) " "Verilog HDL assignment warning at vga.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/vga.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705261 "|top|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar bar:bar " "Elaborating entity \"bar\" for hierarchy \"bar:bar\"" {  } { { "../top.v" "bar" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705261 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bar.v(41) " "Verilog HDL Case Statement information at bar.v(41): all case item expressions in this case statement are onehot" {  } { { "../bar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1717512705262 "|top|bar:bar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bar.v(51) " "Verilog HDL assignment warning at bar.v(51): truncated value with size 32 to match size of target (10)" {  } { { "../bar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705262 "|top|bar:bar"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bar.v(66) " "Verilog HDL assignment warning at bar.v(66): truncated value with size 32 to match size of target (10)" {  } { { "../bar.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705262 "|top|bar:bar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer bar:bar\|timer:t " "Elaborating entity \"timer\" for hierarchy \"bar:bar\|timer:t\"" {  } { { "../bar.v" "t" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bar.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 32 to match size of target (31)" {  } { { "../timer.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705263 "|top|bar:bar|timer:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball " "Elaborating entity \"ball\" for hierarchy \"ball:ball\"" {  } { { "../top.v" "ball" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_center ball.v(54) " "Verilog HDL or VHDL warning at ball.v(54): object \"hit_center\" assigned a value but never read" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(66) " "Verilog HDL assignment warning at ball.v(66): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(96) " "Verilog HDL assignment warning at ball.v(96): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(100) " "Verilog HDL assignment warning at ball.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(104) " "Verilog HDL assignment warning at ball.v(104): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(108) " "Verilog HDL assignment warning at ball.v(108): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(112) " "Verilog HDL assignment warning at ball.v(112): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(114) " "Verilog HDL assignment warning at ball.v(114): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(115) " "Verilog HDL assignment warning at ball.v(115): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(118) " "Verilog HDL assignment warning at ball.v(118): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(119) " "Verilog HDL assignment warning at ball.v(119): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(129) " "Verilog HDL assignment warning at ball.v(129): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(133) " "Verilog HDL assignment warning at ball.v(133): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(137) " "Verilog HDL assignment warning at ball.v(137): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.v(141) " "Verilog HDL assignment warning at ball.v(141): truncated value with size 32 to match size of target (10)" {  } { { "../ball.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/ball.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705264 "|top|ball:ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco bloco:b1 " "Elaborating entity \"bloco\" for hierarchy \"bloco:b1\"" {  } { { "../top.v" "b1" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512705265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bloco.v(64) " "Verilog HDL assignment warning at bloco.v(64): truncated value with size 32 to match size of target (1)" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bloco.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705266 "|top|bloco:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bloco.v(99) " "Verilog HDL assignment warning at bloco.v(99): truncated value with size 32 to match size of target (10)" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/bloco.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717512705266 "|top|bloco:b1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717512705803 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717512706466 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717512706466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717512706523 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717512707004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717512707116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717512707116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra238001/2024s1-mc613-projeto-elektras/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717512707174 "|top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717512707174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "732 " "Implemented 732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717512707176 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717512707176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "656 " "Implemented 656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717512707176 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717512707176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717512707176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717512707187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  4 11:51:47 2024 " "Processing ended: Tue Jun  4 11:51:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717512707187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717512707187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717512707187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717512707187 ""}
