C:/Users/aluno/Documents/CI_DIGITAL/A-010/mux2x1_rtl_1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-010/mux2x1_rtl_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1_rtl_1

Top level modules:
	mux2x1_rtl_1

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-010/tb_mux2x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-010/tb_mux2x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb

Top level modules:
	tb

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-010/circuito.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-010/circuito.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module circuito

Top level modules:
	circuito

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-010/tb_circuito.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-010/tb_circuito.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_cir

Top level modules:
	tb_cir

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-010/mux2x1_rtl_3.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-010/mux2x1_rtl_3.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1_rtl_3

Top level modules:
	mux2x1_rtl_3

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/A-010/segundo_mux2x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/A-010/segundo_mux2x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1_rtl_2

Top level modules:
	mux2x1_rtl_2

} {} {}}
