;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB #300, 90
	MOV 117, 240
	SLT 20, @12
	ADD #10, <1
	ADD 97, @-40
	ADD #800, -50
	ADD #800, -50
	SLT #162, @290
	SUB @-127, 100
	MOV #-16, <-29
	MOV #-16, <-29
	SPL @300, 90
	ADD 30, 9
	SUB -207, <-120
	SUB <-0, @62
	SUB 117, 243
	SPL -700, -300
	SUB @0, @2
	SPL 11, <107
	SUB <7, @-40
	JMZ @711, 90
	JMZ @711, 90
	SUB @0, @2
	SPL <126, #110
	SPL <126, #110
	SPL <126, #110
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 30
	SPL 11, <107
	ADD 270, 30
	DJN -1, @20
	SUB -207, <-120
	SUB @121, 103
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	ADD 117, 240
	ADD 117, 240
	ADD -117, 448
	ADD 117, 240
	MOV 117, 240
