<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64LoadStoreOptimizer.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64LoadStoreOptimizer.cpp.html'>AArch64LoadStoreOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64LoadStoreOptimizer.cpp - AArch64 load/store opt. pass -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that performs load / store related peephole</i></td></tr>
<tr><th id="10">10</th><td><i>// optimizations. This pass should be run after register allocation.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/DebugCounter.h.html">"llvm/Support/DebugCounter.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="41">41</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="42">42</th><td><u>#include &lt;functional&gt;</u></td></tr>
<tr><th id="43">43</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="44">44</th><td><u>#include &lt;limits&gt;</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"aarch64-ldst-opt"</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumPairCreated = {&quot;aarch64-ldst-opt&quot;, &quot;NumPairCreated&quot;, &quot;Number of load/store pair instructions generated&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPairCreated" title='NumPairCreated' data-ref="NumPairCreated" data-ref-filename="NumPairCreated">NumPairCreated</dfn>, <q>"Number of load/store pair instructions generated"</q>);</td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumPostFolded = {&quot;aarch64-ldst-opt&quot;, &quot;NumPostFolded&quot;, &quot;Number of post-index updates folded&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPostFolded" title='NumPostFolded' data-ref="NumPostFolded" data-ref-filename="NumPostFolded">NumPostFolded</dfn>, <q>"Number of post-index updates folded"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumPreFolded = {&quot;aarch64-ldst-opt&quot;, &quot;NumPreFolded&quot;, &quot;Number of pre-index updates folded&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPreFolded" title='NumPreFolded' data-ref="NumPreFolded" data-ref-filename="NumPreFolded">NumPreFolded</dfn>, <q>"Number of pre-index updates folded"</q>);</td></tr>
<tr><th id="53">53</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumUnscaledPairCreated = {&quot;aarch64-ldst-opt&quot;, &quot;NumUnscaledPairCreated&quot;, &quot;Number of load/store from unscaled generated&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUnscaledPairCreated" title='NumUnscaledPairCreated' data-ref="NumUnscaledPairCreated" data-ref-filename="NumUnscaledPairCreated">NumUnscaledPairCreated</dfn>,</td></tr>
<tr><th id="54">54</th><td>          <q>"Number of load/store from unscaled generated"</q>);</td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumZeroStoresPromoted = {&quot;aarch64-ldst-opt&quot;, &quot;NumZeroStoresPromoted&quot;, &quot;Number of narrow zero stores promoted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumZeroStoresPromoted" title='NumZeroStoresPromoted' data-ref="NumZeroStoresPromoted" data-ref-filename="NumZeroStoresPromoted">NumZeroStoresPromoted</dfn>, <q>"Number of narrow zero stores promoted"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumLoadsFromStoresPromoted = {&quot;aarch64-ldst-opt&quot;, &quot;NumLoadsFromStoresPromoted&quot;, &quot;Number of loads from stores promoted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLoadsFromStoresPromoted" title='NumLoadsFromStoresPromoted' data-ref="NumLoadsFromStoresPromoted" data-ref-filename="NumLoadsFromStoresPromoted">NumLoadsFromStoresPromoted</dfn>, <q>"Number of loads from stores promoted"</q>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><a class="macro" href="../../../include/llvm/Support/DebugCounter.h.html#184" title="static const unsigned RegRenamingCounter = DebugCounter::registerCounter(&quot;aarch64-ldst-opt&quot; &quot;-reg-renaming&quot;, &quot;Controls which pairs are considered for renaming&quot;)" data-ref="_M/DEBUG_COUNTER">DEBUG_COUNTER</a>(<dfn class="decl def" id="RegRenamingCounter" title='RegRenamingCounter' data-ref="RegRenamingCounter" data-ref-filename="RegRenamingCounter">RegRenamingCounter</dfn>, <a class="macro" href="#48" title="&quot;aarch64-ldst-opt&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a> <q>"-reg-renaming"</q>,</td></tr>
<tr><th id="59">59</th><td>              <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Controls which pairs are considered for renaming"</q>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i  data-doc="LdStLimit">// The LdStLimit limits how far we search for load/store pairs.</i></td></tr>
<tr><th id="62">62</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="LdStLimit" title='LdStLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LdStLimit" data-ref-filename="LdStLimit">LdStLimit</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-load-store-scan-limit"</q>,</td></tr>
<tr><th id="63">63</th><td>                                   <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>20</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i  data-doc="UpdateLimit">// The UpdateLimit limits how far we search for update instructions when we form</i></td></tr>
<tr><th id="66">66</th><td><i  data-doc="UpdateLimit">// pre-/post-index instructions.</i></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="UpdateLimit" title='UpdateLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="UpdateLimit" data-ref-filename="UpdateLimit">UpdateLimit</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-update-scan-limit"</q>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>100</var>),</td></tr>
<tr><th id="68">68</th><td>                                     <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i  data-doc="EnableRenaming">// Enable register renaming to find additional store pairing opportunities.</i></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableRenaming" title='EnableRenaming' data-type='cl::opt&lt;bool&gt;' data-ref="EnableRenaming" data-ref-filename="EnableRenaming">EnableRenaming</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"aarch64-load-store-renaming"</q>,</td></tr>
<tr><th id="72">72</th><td>                                    <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AARCH64_LOAD_STORE_OPT_NAME" data-ref="_M/AARCH64_LOAD_STORE_OPT_NAME">AARCH64_LOAD_STORE_OPT_NAME</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 load / store optimization pass"</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>namespace</b> {</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</dfn> = <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags"><a class="tu type" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a></dfn> {</td></tr>
<tr><th id="79">79</th><td>  <i  data-doc="(anonymousnamespace)::LdStPairFlags::MergeForward">// If a matching instruction is found, MergeForward is set to true if the</i></td></tr>
<tr><th id="80">80</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::MergeForward">  // merge is to remove the first instruction and replace the second with</i></td></tr>
<tr><th id="81">81</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::MergeForward">  // a pair-wise insn, and false if the reverse is true.</i></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::LdStPairFlags::MergeForward" title='(anonymous namespace)::LdStPairFlags::MergeForward' data-type='bool' data-ref="(anonymousnamespace)::LdStPairFlags::MergeForward" data-ref-filename="(anonymousnamespace)..LdStPairFlags..MergeForward">MergeForward</dfn> = <b>false</b>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">// SExtIdx gives the index of the result of the load pair that must be</i></td></tr>
<tr><th id="85">85</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">  // extended. The value of SExtIdx assumes that the paired load produces the</i></td></tr>
<tr><th id="86">86</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">  // value in this order: (I, returned iterator), i.e., -1 means no value has</i></td></tr>
<tr><th id="87">87</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::SExtIdx">  // to be extended, 0 means I, and 1 means the returned iterator.</i></td></tr>
<tr><th id="88">88</th><td>  <em>int</em> <dfn class="tu decl field" id="(anonymousnamespace)::LdStPairFlags::SExtIdx" title='(anonymous namespace)::LdStPairFlags::SExtIdx' data-type='int' data-ref="(anonymousnamespace)::LdStPairFlags::SExtIdx" data-ref-filename="(anonymousnamespace)..LdStPairFlags..SExtIdx">SExtIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i  data-doc="(anonymousnamespace)::LdStPairFlags::RenameReg">// If not none, RenameReg can be used to rename the result register of the</i></td></tr>
<tr><th id="91">91</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::RenameReg">  // first store in a pair. Currently this only works when merging stores</i></td></tr>
<tr><th id="92">92</th><td><i  data-doc="(anonymousnamespace)::LdStPairFlags::RenameReg">  // forward.</i></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::LdStPairFlags::RenameReg" title='(anonymous namespace)::LdStPairFlags::RenameReg' data-type='Optional&lt;llvm::MCPhysReg&gt;' data-ref="(anonymousnamespace)::LdStPairFlags::RenameReg" data-ref-filename="(anonymousnamespace)..LdStPairFlags..RenameReg">RenameReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" title='(anonymous namespace)::LdStPairFlags::LdStPairFlags' data-type='void (anonymous namespace)::LdStPairFlags::LdStPairFlags()' data-ref="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev">LdStPairFlags</dfn>() = <b>default</b>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-type='void (anonymous namespace)::LdStPairFlags::setMergeForward(bool V = true)' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</dfn>(<em>bool</em> <dfn class="local col1 decl" id="1V" title='V' data-type='bool' data-ref="1V" data-ref-filename="1V">V</dfn> = <b>true</b>) { <a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::MergeForward" title='(anonymous namespace)::LdStPairFlags::MergeForward' data-use='w' data-ref="(anonymousnamespace)::LdStPairFlags::MergeForward" data-ref-filename="(anonymousnamespace)..LdStPairFlags..MergeForward">MergeForward</a> = <a class="local col1 ref" href="#1V" title='V' data-ref="1V" data-ref-filename="1V">V</a>; }</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" title='(anonymous namespace)::LdStPairFlags::getMergeForward' data-type='bool (anonymous namespace)::LdStPairFlags::getMergeForward() const' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv">getMergeForward</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::MergeForward" title='(anonymous namespace)::LdStPairFlags::MergeForward' data-use='r' data-ref="(anonymousnamespace)::LdStPairFlags::MergeForward" data-ref-filename="(anonymousnamespace)..LdStPairFlags..MergeForward">MergeForward</a>; }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" title='(anonymous namespace)::LdStPairFlags::setSExtIdx' data-type='void (anonymous namespace)::LdStPairFlags::setSExtIdx(int V)' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi">setSExtIdx</dfn>(<em>int</em> <dfn class="local col2 decl" id="2V" title='V' data-type='int' data-ref="2V" data-ref-filename="2V">V</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::SExtIdx" title='(anonymous namespace)::LdStPairFlags::SExtIdx' data-use='w' data-ref="(anonymousnamespace)::LdStPairFlags::SExtIdx" data-ref-filename="(anonymousnamespace)..LdStPairFlags..SExtIdx">SExtIdx</a> = <a class="local col2 ref" href="#2V" title='V' data-ref="2V" data-ref-filename="2V">V</a>; }</td></tr>
<tr><th id="101">101</th><td>  <em>int</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv" title='(anonymous namespace)::LdStPairFlags::getSExtIdx' data-type='int (anonymous namespace)::LdStPairFlags::getSExtIdx() const' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv">getSExtIdx</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::SExtIdx" title='(anonymous namespace)::LdStPairFlags::SExtIdx' data-use='r' data-ref="(anonymousnamespace)::LdStPairFlags::SExtIdx" data-ref-filename="(anonymousnamespace)..LdStPairFlags..SExtIdx">SExtIdx</a>; }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113LdStPairFlags12setRenameRegEt" title='(anonymous namespace)::LdStPairFlags::setRenameReg' data-type='void (anonymous namespace)::LdStPairFlags::setRenameReg(llvm::MCPhysReg R)' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags12setRenameRegEt" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags12setRenameRegEt">setRenameReg</dfn>(<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="3R" title='R' data-type='llvm::MCPhysReg' data-ref="3R" data-ref-filename="3R">R</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::RenameReg" title='(anonymous namespace)::LdStPairFlags::RenameReg' data-use='w' data-ref="(anonymousnamespace)::LdStPairFlags::RenameReg" data-ref-filename="(anonymousnamespace)..LdStPairFlags..RenameReg">RenameReg</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSERKT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSERKT_" data-ref-filename="_ZN4llvm8OptionalaSERKT_">=</a> <a class="local col3 ref" href="#3R" title='R' data-ref="3R" data-ref-filename="3R">R</a>; }</td></tr>
<tr><th id="104">104</th><td>  <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" title='(anonymous namespace)::LdStPairFlags::clearRenameReg' data-type='void (anonymous namespace)::LdStPairFlags::clearRenameReg()' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv">clearRenameReg</dfn>() { <a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::RenameReg" title='(anonymous namespace)::LdStPairFlags::RenameReg' data-use='w' data-ref="(anonymousnamespace)::LdStPairFlags::RenameReg" data-ref-filename="(anonymousnamespace)..LdStPairFlags..RenameReg">RenameReg</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalaSEONS_8OptionalIT_EE">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>; }</td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv" title='(anonymous namespace)::LdStPairFlags::getRenameReg' data-type='Optional&lt;llvm::MCPhysReg&gt; (anonymous namespace)::LdStPairFlags::getRenameReg() const' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv">getRenameReg</dfn>() <em>const</em> { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="tu member field" href="#(anonymousnamespace)::LdStPairFlags::RenameReg" title='(anonymous namespace)::LdStPairFlags::RenameReg' data-use='r' data-ref="(anonymousnamespace)::LdStPairFlags::RenameReg" data-ref-filename="(anonymousnamespace)..LdStPairFlags..RenameReg">RenameReg</a>; }</td></tr>
<tr><th id="106">106</th><td>};</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="109">109</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64LoadStoreOpt::ID" title='(anonymous namespace)::AArch64LoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ID" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ID">ID</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev" title='(anonymous namespace)::AArch64LoadStoreOpt::AArch64LoadStoreOpt' data-type='void (anonymous namespace)::AArch64LoadStoreOpt::AArch64LoadStoreOpt()' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev">AArch64LoadStoreOpt</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ID" title='(anonymous namespace)::AArch64LoadStoreOpt::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ID" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ID">ID</a>) {</td></tr>
<tr><th id="112">112</th><td>    <a class="ref fn" href="#210" title='llvm::initializeAArch64LoadStoreOptPass' data-ref="_ZN4llvm33initializeAArch64LoadStoreOptPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeAArch64LoadStoreOptPassERNS_12PassRegistryE">initializeAArch64LoadStoreOptPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis" data-ref-filename="llvm..AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-type='llvm::AliasAnalysis *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..AA">AA</dfn>;</td></tr>
<tr><th id="116">116</th><td>  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-type='const llvm::AArch64InstrInfo *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</dfn>;</td></tr>
<tr><th id="117">117</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</dfn>;</td></tr>
<tr><th id="118">118</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-type='const llvm::AArch64Subtarget *' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i>// Track which register units have been modified and used.</i></td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</dfn>, <dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</dfn>;</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</dfn>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64LoadStoreOpt::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64LoadStoreOpt::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="4AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="4AU" data-ref-filename="4AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="125">125</th><td>    <a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass" data-ref-filename="llvm..AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#4AU" title='AU' data-ref="4AU" data-ref-filename="4AU">AU</a></span>);</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">// Scan the instructions looking for a load/store that can be combined</i></td></tr>
<tr><th id="130">130</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">  // with the current instruction into a load/store pair.</i></td></tr>
<tr><th id="131">131</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">  // Return the matching instruction if one is found, else MBB-&gt;end().</i></td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn(MachineBasicBlock::iterator I, (anonymous namespace)::LdStPairFlags &amp; Flags, unsigned int Limit, bool FindNarrowMerge)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="5I" title='I' data-type='MachineBasicBlock::iterator' data-ref="5I" data-ref-filename="5I">I</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                               <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col6 decl" id="6Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags &amp;' data-ref="6Flags" data-ref-filename="6Flags">Flags</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                               <em>unsigned</em> <dfn class="local col7 decl" id="7Limit" title='Limit' data-type='unsigned int' data-ref="7Limit" data-ref-filename="7Limit">Limit</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                               <em>bool</em> <dfn class="local col8 decl" id="8FindNarrowMerge" title='FindNarrowMerge' data-type='bool' data-ref="8FindNarrowMerge" data-ref-filename="8FindNarrowMerge">FindNarrowMerge</dfn>);</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">// Scan the instructions looking for a store that writes to the address from</i></td></tr>
<tr><th id="138">138</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">  // which the current load instruction reads. Return true if one is found.</i></td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore(MachineBasicBlock::iterator I, unsigned int Limit, MachineBasicBlock::iterator &amp; StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">findMatchingStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="9I" title='I' data-type='MachineBasicBlock::iterator' data-ref="9I" data-ref-filename="9I">I</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10Limit" title='Limit' data-type='unsigned int' data-ref="10Limit" data-ref-filename="10Limit">Limit</dfn>,</td></tr>
<tr><th id="140">140</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="11StoreI" title='StoreI' data-type='MachineBasicBlock::iterator &amp;' data-ref="11StoreI" data-ref-filename="11StoreI">StoreI</dfn>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">// Merge the two instructions indicated into a wider narrow store instruction.</i></td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="144">144</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores(MachineBasicBlock::iterator I, MachineBasicBlock::iterator MergeMI, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergeNarrowZeroStores</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="12I" title='I' data-type='MachineBasicBlock::iterator' data-ref="12I" data-ref-filename="12I">I</dfn>,</td></tr>
<tr><th id="145">145</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="13MergeMI" title='MergeMI' data-type='MachineBasicBlock::iterator' data-ref="13MergeMI" data-ref-filename="13MergeMI">MergeMI</dfn>,</td></tr>
<tr><th id="146">146</th><td>                        <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col4 decl" id="14Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="14Flags" data-ref-filename="14Flags">Flags</dfn>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">// Merge the two instructions indicated into a single pair-wise instruction.</i></td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="150">150</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Paired, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergePairedInsns</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="15I" title='I' data-type='MachineBasicBlock::iterator' data-ref="15I" data-ref-filename="15I">I</dfn>,</td></tr>
<tr><th id="151">151</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="16Paired" title='Paired' data-type='MachineBasicBlock::iterator' data-ref="16Paired" data-ref-filename="16Paired">Paired</dfn>,</td></tr>
<tr><th id="152">152</th><td>                   <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col7 decl" id="17Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="17Flags" data-ref-filename="17Flags">Flags</dfn>);</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">// Promote the load that reads directly from the address stored to.</i></td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="156">156</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore(MachineBasicBlock::iterator LoadI, MachineBasicBlock::iterator StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">promoteLoadFromStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="18LoadI" title='LoadI' data-type='MachineBasicBlock::iterator' data-ref="18LoadI" data-ref-filename="18LoadI">LoadI</dfn>,</td></tr>
<tr><th id="157">157</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="19StoreI" title='StoreI' data-type='MachineBasicBlock::iterator' data-ref="19StoreI" data-ref-filename="19StoreI">StoreI</dfn>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">// Scan the instruction list to find a base register update that can</i></td></tr>
<tr><th id="160">160</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">  // be combined with the current instruction (a load or store) using</i></td></tr>
<tr><th id="161">161</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">  // pre or post indexed addressing with writeback. Scan forwards.</i></td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="163">163</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward(MachineBasicBlock::iterator I, int UnscaledOffset, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="20I" title='I' data-type='MachineBasicBlock::iterator' data-ref="20I" data-ref-filename="20I">I</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                <em>int</em> <dfn class="local col1 decl" id="21UnscaledOffset" title='UnscaledOffset' data-type='int' data-ref="21UnscaledOffset" data-ref-filename="21UnscaledOffset">UnscaledOffset</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22Limit" title='Limit' data-type='unsigned int' data-ref="22Limit" data-ref-filename="22Limit">Limit</dfn>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">// Scan the instruction list to find a base register update that can</i></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">  // be combined with the current instruction (a load or store) using</i></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">  // pre or post indexed addressing with writeback. Scan backwards.</i></td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="170">170</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward(MachineBasicBlock::iterator I, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">findMatchingUpdateInsnBackward</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="23I" title='I' data-type='MachineBasicBlock::iterator' data-ref="23I" data-ref-filename="23I">I</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24Limit" title='Limit' data-type='unsigned int' data-ref="24Limit" data-ref-filename="24Limit">Limit</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">// Find an instruction that updates the base register of the ld/st</i></td></tr>
<tr><th id="173">173</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">  // instruction.</i></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn(llvm::MachineInstr &amp; MemMI, llvm::MachineInstr &amp; MI, unsigned int BaseReg, int Offset)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="25MemMI" data-ref-filename="25MemMI">MemMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI" data-ref-filename="26MI">MI</dfn>,</td></tr>
<tr><th id="175">175</th><td>                            <em>unsigned</em> <dfn class="local col7 decl" id="27BaseReg" title='BaseReg' data-type='unsigned int' data-ref="27BaseReg" data-ref-filename="27BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="28Offset" title='Offset' data-type='int' data-ref="28Offset" data-ref-filename="28Offset">Offset</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">// Merge a pre- or post-index base register update into a ld/st instruction.</i></td></tr>
<tr><th id="178">178</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="179">179</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Update, bool IsPreIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="29I" title='I' data-type='MachineBasicBlock::iterator' data-ref="29I" data-ref-filename="29I">I</dfn>,</td></tr>
<tr><th id="180">180</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="30Update" title='Update' data-type='MachineBasicBlock::iterator' data-ref="30Update" data-ref-filename="30Update">Update</dfn>, <em>bool</em> <dfn class="local col1 decl" id="31IsPreIdx" title='IsPreIdx' data-type='bool' data-ref="31IsPreIdx" data-ref-filename="31IsPreIdx">IsPreIdx</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and merge zero store instructions.</i></td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeZeroStInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="32MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="32MBBI" data-ref-filename="32MBBI">MBBI</dfn>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and pair ldr/str instructions.</i></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPairLdStInst</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="33MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="33MBBI" data-ref-filename="33MBBI">MBBI</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and promote load instructions which read directly from store.</i></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPromoteLoadFromStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="34MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="34MBBI" data-ref-filename="34MBBI">MBBI</dfn>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find and merge a base register updates before or after a ld/st instruction.</i></td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeLdStUpdate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col5 decl" id="35MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="35MBBI" data-ref-filename="35MBBI">MBBI</dfn>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock(llvm::MachineBasicBlock &amp; MBB, bool EnableNarrowZeroStOpt)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb">optimizeBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB" data-ref-filename="36MBB">MBB</dfn>, <em>bool</em> <dfn class="local col7 decl" id="37EnableNarrowZeroStOpt" title='EnableNarrowZeroStOpt' data-type='bool' data-ref="37EnableNarrowZeroStOpt" data-ref-filename="37EnableNarrowZeroStOpt">EnableNarrowZeroStOpt</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="38Fn" data-ref-filename="38Fn">Fn</dfn>) override;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt21getRequiredPropertiesEv" title='(anonymous namespace)::AArch64LoadStoreOpt::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::AArch64LoadStoreOpt::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="200">200</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt11getPassNameEv" title='(anonymous namespace)::AArch64LoadStoreOpt::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64LoadStoreOpt::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_119AArch64LoadStoreOpt11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#74" title="&quot;AArch64 load / store optimization pass&quot;" data-ref="_M/AARCH64_LOAD_STORE_OPT_NAME">AARCH64_LOAD_STORE_OPT_NAME</a>; }</td></tr>
<tr><th id="204">204</th><td>};</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64LoadStoreOpt::ID" title='(anonymous namespace)::AArch64LoadStoreOpt::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ID" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeAArch64LoadStoreOptPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 load / store optimization pass&quot;, &quot;aarch64-ldst-opt&quot;, &amp;AArch64LoadStoreOpt::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64LoadStoreOpt&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64LoadStoreOptPassFlag; void llvm::initializeAArch64LoadStoreOptPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64LoadStoreOptPassFlag, initializeAArch64LoadStoreOptPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-ldst-opt"</q>,</td></tr>
<tr><th id="211">211</th><td>                <a class="macro" href="#74" title="&quot;AArch64 load / store optimization pass&quot;" data-ref="_M/AARCH64_LOAD_STORE_OPT_NAME">AARCH64_LOAD_STORE_OPT_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13isNarrowStorej" title='isNarrowStore' data-type='bool isNarrowStore(unsigned int Opc)' data-ref="_ZL13isNarrowStorej" data-ref-filename="_ZL13isNarrowStorej">isNarrowStore</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="39Opc" title='Opc' data-type='unsigned int' data-ref="39Opc" data-ref-filename="39Opc">Opc</dfn>) {</td></tr>
<tr><th id="214">214</th><td>  <b>switch</b> (<a class="local col9 ref" href="#39Opc" title='Opc' data-ref="39Opc" data-ref-filename="39Opc">Opc</a>) {</td></tr>
<tr><th id="215">215</th><td>  <b>default</b>:</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="221">221</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="222">222</th><td>  }</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i  data-doc="_ZL10isTagStoreRKN4llvm12MachineInstrE">// These instruction set memory tag and either keep memory contents unchanged or</i></td></tr>
<tr><th id="226">226</th><td><i  data-doc="_ZL10isTagStoreRKN4llvm12MachineInstrE">// set it to zero, ignoring the address part of the source register.</i></td></tr>
<tr><th id="227">227</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isTagStoreRKN4llvm12MachineInstrE" title='isTagStore' data-type='bool isTagStore(const llvm::MachineInstr &amp; MI)' data-ref="_ZL10isTagStoreRKN4llvm12MachineInstrE" data-ref-filename="_ZL10isTagStoreRKN4llvm12MachineInstrE">isTagStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <b>switch</b> (<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="229">229</th><td>  <b>default</b>:</td></tr>
<tr><th id="230">230</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGOffset" title='llvm::AArch64::STZGOffset' data-ref="llvm::AArch64::STZGOffset" data-ref-filename="llvm..AArch64..STZGOffset">STZGOffset</a>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GOffset" title='llvm::AArch64::ST2GOffset' data-ref="llvm::AArch64::ST2GOffset" data-ref-filename="llvm..AArch64..ST2GOffset">ST2GOffset</a>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GOffset" title='llvm::AArch64::STZ2GOffset' data-ref="llvm::AArch64::STZ2GOffset" data-ref-filename="llvm..AArch64..STZ2GOffset">STZ2GOffset</a>:</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-type='unsigned int getMatchingNonSExtOpcode(unsigned int Opc, bool * IsValidLdStrOpc = nullptr)' data-ref="_ZL24getMatchingNonSExtOpcodejPb" data-ref-filename="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="41Opc" title='Opc' data-type='unsigned int' data-ref="41Opc" data-ref-filename="41Opc">Opc</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                         <em>bool</em> *<dfn class="local col2 decl" id="42IsValidLdStrOpc" title='IsValidLdStrOpc' data-type='bool *' data-ref="42IsValidLdStrOpc" data-ref-filename="42IsValidLdStrOpc">IsValidLdStrOpc</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="local col2 ref" href="#42IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="42IsValidLdStrOpc" data-ref-filename="42IsValidLdStrOpc">IsValidLdStrOpc</a>)</td></tr>
<tr><th id="242">242</th><td>    *<a class="local col2 ref" href="#42IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="42IsValidLdStrOpc" data-ref-filename="42IsValidLdStrOpc">IsValidLdStrOpc</a> = <b>true</b>;</td></tr>
<tr><th id="243">243</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41Opc" title='Opc' data-ref="41Opc" data-ref-filename="41Opc">Opc</a>) {</td></tr>
<tr><th id="244">244</th><td>  <b>default</b>:</td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col2 ref" href="#42IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="42IsValidLdStrOpc" data-ref-filename="42IsValidLdStrOpc">IsValidLdStrOpc</a>)</td></tr>
<tr><th id="246">246</th><td>      *<a class="local col2 ref" href="#42IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="42IsValidLdStrOpc" data-ref-filename="42IsValidLdStrOpc">IsValidLdStrOpc</a> = <b>false</b>;</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <span class="namespace">std::</span><span class='type' title='std::numeric_limits' data-ref="std::numeric_limits" data-ref-filename="std..numeric_limits">numeric_limits</span>&lt;<em>unsigned</em>&gt;::<span class='ref fn' title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv" data-ref-filename="_ZNSt14numeric_limitsIjE3maxEv">max</span>();</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="254">254</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="255">255</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="263">263</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <a class="local col1 ref" href="#41Opc" title='Opc' data-ref="41Opc" data-ref-filename="41Opc">Opc</a>;</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>;</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>;</td></tr>
<tr><th id="277">277</th><td>  }</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL21getMatchingWideOpcodej" title='getMatchingWideOpcode' data-type='unsigned int getMatchingWideOpcode(unsigned int Opc)' data-ref="_ZL21getMatchingWideOpcodej" data-ref-filename="_ZL21getMatchingWideOpcodej">getMatchingWideOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43Opc" title='Opc' data-type='unsigned int' data-ref="43Opc" data-ref-filename="43Opc">Opc</dfn>) {</td></tr>
<tr><th id="281">281</th><td>  <b>switch</b> (<a class="local col3 ref" href="#43Opc" title='Opc' data-ref="43Opc" data-ref-filename="43Opc">Opc</a>) {</td></tr>
<tr><th id="282">282</th><td>  <b>default</b>:</td></tr>
<tr><th id="283">283</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no wide equivalent!"</q>);</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>;</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>;</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>:</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>;</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>:</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>;</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>;</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>;</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-type='unsigned int getMatchingPairOpcode(unsigned int Opc)' data-ref="_ZL21getMatchingPairOpcodej" data-ref-filename="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44Opc" title='Opc' data-type='unsigned int' data-ref="44Opc" data-ref-filename="44Opc">Opc</dfn>) {</td></tr>
<tr><th id="300">300</th><td>  <b>switch</b> (<a class="local col4 ref" href="#44Opc" title='Opc' data-ref="44Opc" data-ref-filename="44Opc">Opc</a>) {</td></tr>
<tr><th id="301">301</th><td>  <b>default</b>:</td></tr>
<tr><th id="302">302</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no pairwise equivalent!"</q>);</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="305">305</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>;</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="308">308</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>;</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>;</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>;</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="317">317</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>;</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>;</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="322">322</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>;</td></tr>
<tr><th id="324">324</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>;</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="328">328</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="329">329</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>;</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="331">331</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>;</td></tr>
<tr><th id="333">333</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="334">334</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="335">335</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>;</td></tr>
<tr><th id="336">336</th><td>  }</td></tr>
<tr><th id="337">337</th><td>}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" title='isMatchingStore' data-type='unsigned int isMatchingStore(llvm::MachineInstr &amp; LoadInst, llvm::MachineInstr &amp; StoreInst)' data-ref="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" data-ref-filename="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_">isMatchingStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45LoadInst" title='LoadInst' data-type='llvm::MachineInstr &amp;' data-ref="45LoadInst" data-ref-filename="45LoadInst">LoadInst</dfn>,</td></tr>
<tr><th id="340">340</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46StoreInst" title='StoreInst' data-type='llvm::MachineInstr &amp;' data-ref="46StoreInst" data-ref-filename="46StoreInst">StoreInst</dfn>) {</td></tr>
<tr><th id="341">341</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47LdOpc" title='LdOpc' data-type='unsigned int' data-ref="47LdOpc" data-ref-filename="47LdOpc">LdOpc</dfn> = <a class="local col5 ref" href="#45LoadInst" title='LoadInst' data-ref="45LoadInst" data-ref-filename="45LoadInst">LoadInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="342">342</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48StOpc" title='StOpc' data-type='unsigned int' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</dfn> = <a class="local col6 ref" href="#46StoreInst" title='StoreInst' data-ref="46StoreInst" data-ref-filename="46StoreInst">StoreInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="343">343</th><td>  <b>switch</b> (<a class="local col7 ref" href="#47LdOpc" title='LdOpc' data-ref="47LdOpc" data-ref-filename="47LdOpc">LdOpc</a>) {</td></tr>
<tr><th id="344">344</th><td>  <b>default</b>:</td></tr>
<tr><th id="345">345</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported load instruction!"</q>);</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a> ||</td></tr>
<tr><th id="348">348</th><td>           <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>;</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a> ||</td></tr>
<tr><th id="351">351</th><td>           <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>;</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="353">353</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a> ||</td></tr>
<tr><th id="354">354</th><td>           <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>;</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a> ||</td></tr>
<tr><th id="357">357</th><td>           <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>;</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="359">359</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>;</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="361">361</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a> || <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>;</td></tr>
<tr><th id="362">362</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="363">363</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>;</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <a class="local col8 ref" href="#48StOpc" title='StOpc' data-ref="48StOpc" data-ref-filename="48StOpc">StOpc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>;</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td>}</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19getPreIndexedOpcodej" title='getPreIndexedOpcode' data-type='unsigned int getPreIndexedOpcode(unsigned int Opc)' data-ref="_ZL19getPreIndexedOpcodej" data-ref-filename="_ZL19getPreIndexedOpcodej">getPreIndexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Opc" title='Opc' data-type='unsigned int' data-ref="49Opc" data-ref-filename="49Opc">Opc</dfn>) {</td></tr>
<tr><th id="370">370</th><td>  <i>// FIXME: We don't currently support creating pre-indexed loads/stores when</i></td></tr>
<tr><th id="371">371</th><td><i>  // the load or store is the unscaled version.  If we decide to perform such an</i></td></tr>
<tr><th id="372">372</th><td><i>  // optimization in the future the cases for the unscaled loads/stores will</i></td></tr>
<tr><th id="373">373</th><td><i>  // need to be added here.</i></td></tr>
<tr><th id="374">374</th><td>  <b>switch</b> (<a class="local col9 ref" href="#49Opc" title='Opc' data-ref="49Opc" data-ref-filename="49Opc">Opc</a>) {</td></tr>
<tr><th id="375">375</th><td>  <b>default</b>:</td></tr>
<tr><th id="376">376</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no pre-indexed equivalent!"</q>);</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSpre" title='llvm::AArch64::STRSpre' data-ref="llvm::AArch64::STRSpre" data-ref-filename="llvm..AArch64..STRSpre">STRSpre</a>;</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDpre" title='llvm::AArch64::STRDpre' data-ref="llvm::AArch64::STRDpre" data-ref-filename="llvm..AArch64..STRDpre">STRDpre</a>;</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpre" title='llvm::AArch64::STRQpre' data-ref="llvm::AArch64::STRQpre" data-ref-filename="llvm..AArch64..STRQpre">STRQpre</a>;</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBpre" title='llvm::AArch64::STRBBpre' data-ref="llvm::AArch64::STRBBpre" data-ref-filename="llvm..AArch64..STRBBpre">STRBBpre</a>;</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHpre" title='llvm::AArch64::STRHHpre' data-ref="llvm::AArch64::STRHHpre" data-ref-filename="llvm..AArch64..STRHHpre">STRHHpre</a>;</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpre" title='llvm::AArch64::STRWpre' data-ref="llvm::AArch64::STRWpre" data-ref-filename="llvm..AArch64..STRWpre">STRWpre</a>;</td></tr>
<tr><th id="389">389</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpre" title='llvm::AArch64::STRXpre' data-ref="llvm::AArch64::STRXpre" data-ref-filename="llvm..AArch64..STRXpre">STRXpre</a>;</td></tr>
<tr><th id="391">391</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="392">392</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSpre" title='llvm::AArch64::LDRSpre' data-ref="llvm::AArch64::LDRSpre" data-ref-filename="llvm..AArch64..LDRSpre">LDRSpre</a>;</td></tr>
<tr><th id="393">393</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDpre" title='llvm::AArch64::LDRDpre' data-ref="llvm::AArch64::LDRDpre" data-ref-filename="llvm..AArch64..LDRDpre">LDRDpre</a>;</td></tr>
<tr><th id="395">395</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpre" title='llvm::AArch64::LDRQpre' data-ref="llvm::AArch64::LDRQpre" data-ref-filename="llvm..AArch64..LDRQpre">LDRQpre</a>;</td></tr>
<tr><th id="397">397</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBpre" title='llvm::AArch64::LDRBBpre' data-ref="llvm::AArch64::LDRBBpre" data-ref-filename="llvm..AArch64..LDRBBpre">LDRBBpre</a>;</td></tr>
<tr><th id="399">399</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHpre" title='llvm::AArch64::LDRHHpre' data-ref="llvm::AArch64::LDRHHpre" data-ref-filename="llvm..AArch64..LDRHHpre">LDRHHpre</a>;</td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpre" title='llvm::AArch64::LDRWpre' data-ref="llvm::AArch64::LDRWpre" data-ref-filename="llvm..AArch64..LDRWpre">LDRWpre</a>;</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpre" title='llvm::AArch64::LDRXpre' data-ref="llvm::AArch64::LDRXpre" data-ref-filename="llvm..AArch64..LDRXpre">LDRXpre</a>;</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWpre" title='llvm::AArch64::LDRSWpre' data-ref="llvm::AArch64::LDRSWpre" data-ref-filename="llvm..AArch64..LDRSWpre">LDRSWpre</a>;</td></tr>
<tr><th id="407">407</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSpre" title='llvm::AArch64::LDPSpre' data-ref="llvm::AArch64::LDPSpre" data-ref-filename="llvm..AArch64..LDPSpre">LDPSpre</a>;</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>:</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWpre" title='llvm::AArch64::LDPSWpre' data-ref="llvm::AArch64::LDPSWpre" data-ref-filename="llvm..AArch64..LDPSWpre">LDPSWpre</a>;</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDpre" title='llvm::AArch64::LDPDpre' data-ref="llvm::AArch64::LDPDpre" data-ref-filename="llvm..AArch64..LDPDpre">LDPDpre</a>;</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQpre" title='llvm::AArch64::LDPQpre' data-ref="llvm::AArch64::LDPQpre" data-ref-filename="llvm..AArch64..LDPQpre">LDPQpre</a>;</td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="416">416</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWpre" title='llvm::AArch64::LDPWpre' data-ref="llvm::AArch64::LDPWpre" data-ref-filename="llvm..AArch64..LDPWpre">LDPWpre</a>;</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="418">418</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXpre" title='llvm::AArch64::LDPXpre' data-ref="llvm::AArch64::LDPXpre" data-ref-filename="llvm..AArch64..LDPXpre">LDPXpre</a>;</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSpre" title='llvm::AArch64::STPSpre' data-ref="llvm::AArch64::STPSpre" data-ref-filename="llvm..AArch64..STPSpre">STPSpre</a>;</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="422">422</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDpre" title='llvm::AArch64::STPDpre' data-ref="llvm::AArch64::STPDpre" data-ref-filename="llvm..AArch64..STPDpre">STPDpre</a>;</td></tr>
<tr><th id="423">423</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="424">424</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQpre" title='llvm::AArch64::STPQpre' data-ref="llvm::AArch64::STPQpre" data-ref-filename="llvm..AArch64..STPQpre">STPQpre</a>;</td></tr>
<tr><th id="425">425</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWpre" title='llvm::AArch64::STPWpre' data-ref="llvm::AArch64::STPWpre" data-ref-filename="llvm..AArch64..STPWpre">STPWpre</a>;</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="428">428</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXpre" title='llvm::AArch64::STPXpre' data-ref="llvm::AArch64::STPXpre" data-ref-filename="llvm..AArch64..STPXpre">STPXpre</a>;</td></tr>
<tr><th id="429">429</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="430">430</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPreIndex" title='llvm::AArch64::STGPreIndex' data-ref="llvm::AArch64::STGPreIndex" data-ref-filename="llvm..AArch64..STGPreIndex">STGPreIndex</a>;</td></tr>
<tr><th id="431">431</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGOffset" title='llvm::AArch64::STZGOffset' data-ref="llvm::AArch64::STZGOffset" data-ref-filename="llvm..AArch64..STZGOffset">STZGOffset</a>:</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGPreIndex" title='llvm::AArch64::STZGPreIndex' data-ref="llvm::AArch64::STZGPreIndex" data-ref-filename="llvm..AArch64..STZGPreIndex">STZGPreIndex</a>;</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GOffset" title='llvm::AArch64::ST2GOffset' data-ref="llvm::AArch64::ST2GOffset" data-ref-filename="llvm..AArch64..ST2GOffset">ST2GOffset</a>:</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GPreIndex" title='llvm::AArch64::ST2GPreIndex' data-ref="llvm::AArch64::ST2GPreIndex" data-ref-filename="llvm..AArch64..ST2GPreIndex">ST2GPreIndex</a>;</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GOffset" title='llvm::AArch64::STZ2GOffset' data-ref="llvm::AArch64::STZ2GOffset" data-ref-filename="llvm..AArch64..STZ2GOffset">STZ2GOffset</a>:</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GPreIndex" title='llvm::AArch64::STZ2GPreIndex' data-ref="llvm::AArch64::STZ2GPreIndex" data-ref-filename="llvm..AArch64..STZ2GPreIndex">STZ2GPreIndex</a>;</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="438">438</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPpre" title='llvm::AArch64::STGPpre' data-ref="llvm::AArch64::STGPpre" data-ref-filename="llvm..AArch64..STGPpre">STGPpre</a>;</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL20getPostIndexedOpcodej" title='getPostIndexedOpcode' data-type='unsigned int getPostIndexedOpcode(unsigned int Opc)' data-ref="_ZL20getPostIndexedOpcodej" data-ref-filename="_ZL20getPostIndexedOpcodej">getPostIndexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50Opc" title='Opc' data-type='unsigned int' data-ref="50Opc" data-ref-filename="50Opc">Opc</dfn>) {</td></tr>
<tr><th id="443">443</th><td>  <b>switch</b> (<a class="local col0 ref" href="#50Opc" title='Opc' data-ref="50Opc" data-ref-filename="50Opc">Opc</a>) {</td></tr>
<tr><th id="444">444</th><td>  <b>default</b>:</td></tr>
<tr><th id="445">445</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Opcode has no post-indexed wise equivalent!"</q>);</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSpost" title='llvm::AArch64::STRSpost' data-ref="llvm::AArch64::STRSpost" data-ref-filename="llvm..AArch64..STRSpost">STRSpost</a>;</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="451">451</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDpost" title='llvm::AArch64::STRDpost' data-ref="llvm::AArch64::STRDpost" data-ref-filename="llvm..AArch64..STRDpost">STRDpost</a>;</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="454">454</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQpost" title='llvm::AArch64::STRQpost' data-ref="llvm::AArch64::STRQpost" data-ref-filename="llvm..AArch64..STRQpost">STRQpost</a>;</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBpost" title='llvm::AArch64::STRBBpost' data-ref="llvm::AArch64::STRBBpost" data-ref-filename="llvm..AArch64..STRBBpost">STRBBpost</a>;</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="458">458</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHpost" title='llvm::AArch64::STRHHpost' data-ref="llvm::AArch64::STRHHpost" data-ref-filename="llvm..AArch64..STRHHpost">STRHHpost</a>;</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWpost" title='llvm::AArch64::STRWpost' data-ref="llvm::AArch64::STRWpost" data-ref-filename="llvm..AArch64..STRWpost">STRWpost</a>;</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXpost" title='llvm::AArch64::STRXpost' data-ref="llvm::AArch64::STRXpost" data-ref-filename="llvm..AArch64..STRXpost">STRXpost</a>;</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSpost" title='llvm::AArch64::LDRSpost' data-ref="llvm::AArch64::LDRSpost" data-ref-filename="llvm..AArch64..LDRSpost">LDRSpost</a>;</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDpost" title='llvm::AArch64::LDRDpost' data-ref="llvm::AArch64::LDRDpost" data-ref-filename="llvm..AArch64..LDRDpost">LDRDpost</a>;</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQpost" title='llvm::AArch64::LDRQpost' data-ref="llvm::AArch64::LDRQpost" data-ref-filename="llvm..AArch64..LDRQpost">LDRQpost</a>;</td></tr>
<tr><th id="474">474</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBpost" title='llvm::AArch64::LDRBBpost' data-ref="llvm::AArch64::LDRBBpost" data-ref-filename="llvm..AArch64..LDRBBpost">LDRBBpost</a>;</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="477">477</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHpost" title='llvm::AArch64::LDRHHpost' data-ref="llvm::AArch64::LDRHHpost" data-ref-filename="llvm..AArch64..LDRHHpost">LDRHHpost</a>;</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="480">480</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWpost" title='llvm::AArch64::LDRWpost' data-ref="llvm::AArch64::LDRWpost" data-ref-filename="llvm..AArch64..LDRWpost">LDRWpost</a>;</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXpost" title='llvm::AArch64::LDRXpost' data-ref="llvm::AArch64::LDRXpost" data-ref-filename="llvm..AArch64..LDRXpost">LDRXpost</a>;</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWpost" title='llvm::AArch64::LDRSWpost' data-ref="llvm::AArch64::LDRSWpost" data-ref-filename="llvm..AArch64..LDRSWpost">LDRSWpost</a>;</td></tr>
<tr><th id="486">486</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSpost" title='llvm::AArch64::LDPSpost' data-ref="llvm::AArch64::LDPSpost" data-ref-filename="llvm..AArch64..LDPSpost">LDPSpost</a>;</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>:</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWpost" title='llvm::AArch64::LDPSWpost' data-ref="llvm::AArch64::LDPSWpost" data-ref-filename="llvm..AArch64..LDPSWpost">LDPSWpost</a>;</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDpost" title='llvm::AArch64::LDPDpost' data-ref="llvm::AArch64::LDPDpost" data-ref-filename="llvm..AArch64..LDPDpost">LDPDpost</a>;</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="493">493</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQpost" title='llvm::AArch64::LDPQpost' data-ref="llvm::AArch64::LDPQpost" data-ref-filename="llvm..AArch64..LDPQpost">LDPQpost</a>;</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWpost" title='llvm::AArch64::LDPWpost' data-ref="llvm::AArch64::LDPWpost" data-ref-filename="llvm..AArch64..LDPWpost">LDPWpost</a>;</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXpost" title='llvm::AArch64::LDPXpost' data-ref="llvm::AArch64::LDPXpost" data-ref-filename="llvm..AArch64..LDPXpost">LDPXpost</a>;</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSpost" title='llvm::AArch64::STPSpost' data-ref="llvm::AArch64::STPSpost" data-ref-filename="llvm..AArch64..STPSpost">STPSpost</a>;</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDpost" title='llvm::AArch64::STPDpost' data-ref="llvm::AArch64::STPDpost" data-ref-filename="llvm..AArch64..STPDpost">STPDpost</a>;</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="503">503</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQpost" title='llvm::AArch64::STPQpost' data-ref="llvm::AArch64::STPQpost" data-ref-filename="llvm..AArch64..STPQpost">STPQpost</a>;</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWpost" title='llvm::AArch64::STPWpost' data-ref="llvm::AArch64::STPWpost" data-ref-filename="llvm..AArch64..STPWpost">STPWpost</a>;</td></tr>
<tr><th id="506">506</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="507">507</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXpost" title='llvm::AArch64::STPXpost' data-ref="llvm::AArch64::STPXpost" data-ref-filename="llvm..AArch64..STPXpost">STPXpost</a>;</td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="509">509</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPostIndex" title='llvm::AArch64::STGPostIndex' data-ref="llvm::AArch64::STGPostIndex" data-ref-filename="llvm..AArch64..STGPostIndex">STGPostIndex</a>;</td></tr>
<tr><th id="510">510</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGOffset" title='llvm::AArch64::STZGOffset' data-ref="llvm::AArch64::STZGOffset" data-ref-filename="llvm..AArch64..STZGOffset">STZGOffset</a>:</td></tr>
<tr><th id="511">511</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGPostIndex" title='llvm::AArch64::STZGPostIndex' data-ref="llvm::AArch64::STZGPostIndex" data-ref-filename="llvm..AArch64..STZGPostIndex">STZGPostIndex</a>;</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GOffset" title='llvm::AArch64::ST2GOffset' data-ref="llvm::AArch64::ST2GOffset" data-ref-filename="llvm..AArch64..ST2GOffset">ST2GOffset</a>:</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GPostIndex" title='llvm::AArch64::ST2GPostIndex' data-ref="llvm::AArch64::ST2GPostIndex" data-ref-filename="llvm..AArch64..ST2GPostIndex">ST2GPostIndex</a>;</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GOffset" title='llvm::AArch64::STZ2GOffset' data-ref="llvm::AArch64::STZ2GOffset" data-ref-filename="llvm..AArch64..STZ2GOffset">STZ2GOffset</a>:</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GPostIndex" title='llvm::AArch64::STZ2GPostIndex' data-ref="llvm::AArch64::STZ2GPostIndex" data-ref-filename="llvm..AArch64..STZ2GPostIndex">STZ2GPostIndex</a>;</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="517">517</th><td>    <b>return</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPpost" title='llvm::AArch64::STGPpost' data-ref="llvm::AArch64::STGPpost" data-ref-filename="llvm..AArch64..STGPpost">STGPpost</a>;</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-type='bool isPairedLdSt(const llvm::MachineInstr &amp; MI)' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="51MI" data-ref-filename="51MI">MI</dfn>) {</td></tr>
<tr><th id="522">522</th><td>  <b>switch</b> (<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI" data-ref-filename="51MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="523">523</th><td>  <b>default</b>:</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>:</td></tr>
<tr><th id="527">527</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="528">528</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td>}</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i  data-doc="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_">// Returns the scale and offset range of pre/post indexed variants of MI.</i></td></tr>
<tr><th id="542">542</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_" title='getPrePostIndexedMemOpInfo' data-type='void getPrePostIndexedMemOpInfo(const llvm::MachineInstr &amp; MI, int &amp; Scale, int &amp; MinOffset, int &amp; MaxOffset)' data-ref="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_" data-ref-filename="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_">getPrePostIndexedMemOpInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="52MI" data-ref-filename="52MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="53Scale" title='Scale' data-type='int &amp;' data-ref="53Scale" data-ref-filename="53Scale">Scale</dfn>,</td></tr>
<tr><th id="543">543</th><td>                                       <em>int</em> &amp;<dfn class="local col4 decl" id="54MinOffset" title='MinOffset' data-type='int &amp;' data-ref="54MinOffset" data-ref-filename="54MinOffset">MinOffset</dfn>, <em>int</em> &amp;<dfn class="local col5 decl" id="55MaxOffset" title='MaxOffset' data-type='int &amp;' data-ref="55MaxOffset" data-ref-filename="55MaxOffset">MaxOffset</dfn>) {</td></tr>
<tr><th id="544">544</th><td>  <em>bool</em> <dfn class="local col6 decl" id="56IsPaired" title='IsPaired' data-type='bool' data-ref="56IsPaired" data-ref-filename="56IsPaired">IsPaired</dfn> = <a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>);</td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="local col7 decl" id="57IsTagStore" title='IsTagStore' data-type='bool' data-ref="57IsTagStore" data-ref-filename="57IsTagStore">IsTagStore</dfn> = <a class="tu ref fn" href="#_ZL10isTagStoreRKN4llvm12MachineInstrE" title='isTagStore' data-use='c' data-ref="_ZL10isTagStoreRKN4llvm12MachineInstrE" data-ref-filename="_ZL10isTagStoreRKN4llvm12MachineInstrE">isTagStore</a>(<a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>);</td></tr>
<tr><th id="546">546</th><td>  <i>// ST*G and all paired ldst have the same scale in pre/post-indexed variants</i></td></tr>
<tr><th id="547">547</th><td><i>  // as in the "unsigned offset" variant.</i></td></tr>
<tr><th id="548">548</th><td><i>  // All other pre/post indexed ldst instructions are unscaled.</i></td></tr>
<tr><th id="549">549</th><td>  <a class="local col3 ref" href="#53Scale" title='Scale' data-ref="53Scale" data-ref-filename="53Scale">Scale</a> = (<a class="local col7 ref" href="#57IsTagStore" title='IsTagStore' data-ref="57IsTagStore" data-ref-filename="57IsTagStore">IsTagStore</a> || <a class="local col6 ref" href="#56IsPaired" title='IsPaired' data-ref="56IsPaired" data-ref-filename="56IsPaired">IsPaired</a>) ? <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>) : <var>1</var>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (<a class="local col6 ref" href="#56IsPaired" title='IsPaired' data-ref="56IsPaired" data-ref-filename="56IsPaired">IsPaired</a>) {</td></tr>
<tr><th id="552">552</th><td>    <a class="local col4 ref" href="#54MinOffset" title='MinOffset' data-ref="54MinOffset" data-ref-filename="54MinOffset">MinOffset</a> = -<var>64</var>;</td></tr>
<tr><th id="553">553</th><td>    <a class="local col5 ref" href="#55MaxOffset" title='MaxOffset' data-ref="55MaxOffset" data-ref-filename="55MaxOffset">MaxOffset</a> = <var>63</var>;</td></tr>
<tr><th id="554">554</th><td>  } <b>else</b> {</td></tr>
<tr><th id="555">555</th><td>    <a class="local col4 ref" href="#54MinOffset" title='MinOffset' data-ref="54MinOffset" data-ref-filename="54MinOffset">MinOffset</a> = -<var>256</var>;</td></tr>
<tr><th id="556">556</th><td>    <a class="local col5 ref" href="#55MaxOffset" title='MaxOffset' data-ref="55MaxOffset" data-ref-filename="55MaxOffset">MaxOffset</a> = <var>255</var>;</td></tr>
<tr><th id="557">557</th><td>  }</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def fn" id="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-type='llvm::MachineOperand &amp; getLdStRegOp(llvm::MachineInstr &amp; MI, unsigned int PairedRegOp = 0)' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI" data-ref-filename="58MI">MI</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="59PairedRegOp" title='PairedRegOp' data-type='unsigned int' data-ref="59PairedRegOp" data-ref-filename="59PairedRegOp">PairedRegOp</dfn> = <var>0</var>) {</td></tr>
<tr><th id="562">562</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PairedRegOp &lt; <var>2</var> &amp;&amp; <q>"Unexpected register operand idx."</q>);</td></tr>
<tr><th id="563">563</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60Idx" title='Idx' data-type='unsigned int' data-ref="60Idx" data-ref-filename="60Idx">Idx</dfn> = <a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>) ? <a class="local col9 ref" href="#59PairedRegOp" title='PairedRegOp' data-ref="59PairedRegOp" data-ref-filename="59PairedRegOp">PairedRegOp</a> : <var>0</var>;</td></tr>
<tr><th id="564">564</th><td>  <b>return</b> <a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI" data-ref-filename="58MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#60Idx" title='Idx' data-ref="60Idx" data-ref-filename="60Idx">Idx</a>);</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def fn" id="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-type='const llvm::MachineOperand &amp; getLdStBaseOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="61MI" data-ref-filename="61MI">MI</dfn>) {</td></tr>
<tr><th id="568">568</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="62Idx" title='Idx' data-type='unsigned int' data-ref="62Idx" data-ref-filename="62Idx">Idx</dfn> = <a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>) ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62Idx" title='Idx' data-ref="62Idx" data-ref-filename="62Idx">Idx</a>);</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def fn" id="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-type='const llvm::MachineOperand &amp; getLdStOffsetOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="63MI" data-ref-filename="63MI">MI</dfn>) {</td></tr>
<tr><th id="573">573</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64Idx" title='Idx' data-type='unsigned int' data-ref="64Idx" data-ref-filename="64Idx">Idx</dfn> = <a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>) ? <var>3</var> : <var>2</var>;</td></tr>
<tr><th id="574">574</th><td>  <b>return</b> <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#64Idx" title='Idx' data-ref="64Idx" data-ref-filename="64Idx">Idx</a>);</td></tr>
<tr><th id="575">575</th><td>}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE" title='isLdOffsetInRangeOfSt' data-type='bool isLdOffsetInRangeOfSt(llvm::MachineInstr &amp; LoadInst, llvm::MachineInstr &amp; StoreInst, const llvm::AArch64InstrInfo * TII)' data-ref="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE" data-ref-filename="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE">isLdOffsetInRangeOfSt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65LoadInst" title='LoadInst' data-type='llvm::MachineInstr &amp;' data-ref="65LoadInst" data-ref-filename="65LoadInst">LoadInst</dfn>,</td></tr>
<tr><th id="578">578</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66StoreInst" title='StoreInst' data-type='llvm::MachineInstr &amp;' data-ref="66StoreInst" data-ref-filename="66StoreInst">StoreInst</dfn>,</td></tr>
<tr><th id="579">579</th><td>                                  <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col7 decl" id="67TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="67TII" data-ref-filename="67TII">TII</dfn>) {</td></tr>
<tr><th id="580">580</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isMatchingStore(LoadInst, StoreInst) &amp;&amp; <q>"Expect only matched ld/st."</q>);</td></tr>
<tr><th id="581">581</th><td>  <em>int</em> <dfn class="local col8 decl" id="68LoadSize" title='LoadSize' data-type='int' data-ref="68LoadSize" data-ref-filename="68LoadSize">LoadSize</dfn> = <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col5 ref" href="#65LoadInst" title='LoadInst' data-ref="65LoadInst" data-ref-filename="65LoadInst">LoadInst</a>);</td></tr>
<tr><th id="582">582</th><td>  <em>int</em> <dfn class="local col9 decl" id="69StoreSize" title='StoreSize' data-type='int' data-ref="69StoreSize" data-ref-filename="69StoreSize">StoreSize</dfn> = <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col6 ref" href="#66StoreInst" title='StoreInst' data-ref="66StoreInst" data-ref-filename="66StoreInst">StoreInst</a>);</td></tr>
<tr><th id="583">583</th><td>  <em>int</em> <dfn class="local col0 decl" id="70UnscaledStOffset" title='UnscaledStOffset' data-type='int' data-ref="70UnscaledStOffset" data-ref-filename="70UnscaledStOffset">UnscaledStOffset</dfn> = <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col6 ref" href="#66StoreInst" title='StoreInst' data-ref="66StoreInst" data-ref-filename="66StoreInst">StoreInst</a></span>)</td></tr>
<tr><th id="584">584</th><td>                             ? <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col6 ref" href="#66StoreInst" title='StoreInst' data-ref="66StoreInst" data-ref-filename="66StoreInst">StoreInst</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="585">585</th><td>                             : <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col6 ref" href="#66StoreInst" title='StoreInst' data-ref="66StoreInst" data-ref-filename="66StoreInst">StoreInst</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col9 ref" href="#69StoreSize" title='StoreSize' data-ref="69StoreSize" data-ref-filename="69StoreSize">StoreSize</a>;</td></tr>
<tr><th id="586">586</th><td>  <em>int</em> <dfn class="local col1 decl" id="71UnscaledLdOffset" title='UnscaledLdOffset' data-type='int' data-ref="71UnscaledLdOffset" data-ref-filename="71UnscaledLdOffset">UnscaledLdOffset</dfn> = <a class="local col7 ref" href="#67TII" title='TII' data-ref="67TII" data-ref-filename="67TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col5 ref" href="#65LoadInst" title='LoadInst' data-ref="65LoadInst" data-ref-filename="65LoadInst">LoadInst</a></span>)</td></tr>
<tr><th id="587">587</th><td>                             ? <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col5 ref" href="#65LoadInst" title='LoadInst' data-ref="65LoadInst" data-ref-filename="65LoadInst">LoadInst</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="588">588</th><td>                             : <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col5 ref" href="#65LoadInst" title='LoadInst' data-ref="65LoadInst" data-ref-filename="65LoadInst">LoadInst</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col8 ref" href="#68LoadSize" title='LoadSize' data-ref="68LoadSize" data-ref-filename="68LoadSize">LoadSize</a>;</td></tr>
<tr><th id="589">589</th><td>  <b>return</b> (<a class="local col0 ref" href="#70UnscaledStOffset" title='UnscaledStOffset' data-ref="70UnscaledStOffset" data-ref-filename="70UnscaledStOffset">UnscaledStOffset</a> &lt;= <a class="local col1 ref" href="#71UnscaledLdOffset" title='UnscaledLdOffset' data-ref="71UnscaledLdOffset" data-ref-filename="71UnscaledLdOffset">UnscaledLdOffset</a>) &amp;&amp;</td></tr>
<tr><th id="590">590</th><td>         (<a class="local col1 ref" href="#71UnscaledLdOffset" title='UnscaledLdOffset' data-ref="71UnscaledLdOffset" data-ref-filename="71UnscaledLdOffset">UnscaledLdOffset</a> + <a class="local col8 ref" href="#68LoadSize" title='LoadSize' data-ref="68LoadSize" data-ref-filename="68LoadSize">LoadSize</a> &lt;= (<a class="local col0 ref" href="#70UnscaledStOffset" title='UnscaledStOffset' data-ref="70UnscaledStOffset" data-ref-filename="70UnscaledStOffset">UnscaledStOffset</a> + <a class="local col9 ref" href="#69StoreSize" title='StoreSize' data-ref="69StoreSize" data-ref-filename="69StoreSize">StoreSize</a>));</td></tr>
<tr><th id="591">591</th><td>}</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-type='bool isPromotableZeroStoreInst(llvm::MachineInstr &amp; MI)' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" data-ref-filename="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="72MI" data-ref-filename="72MI">MI</dfn>) {</td></tr>
<tr><th id="594">594</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73Opc" title='Opc' data-type='unsigned int' data-ref="73Opc" data-ref-filename="73Opc">Opc</dfn> = <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="595">595</th><td>  <b>return</b> (<a class="local col3 ref" href="#73Opc" title='Opc' data-ref="73Opc" data-ref-filename="73Opc">Opc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a> || <a class="local col3 ref" href="#73Opc" title='Opc' data-ref="73Opc" data-ref-filename="73Opc">Opc</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a> ||</td></tr>
<tr><th id="596">596</th><td>          <a class="tu ref fn" href="#_ZL13isNarrowStorej" title='isNarrowStore' data-use='c' data-ref="_ZL13isNarrowStorej" data-ref-filename="_ZL13isNarrowStorej">isNarrowStore</a>(<a class="local col3 ref" href="#73Opc" title='Opc' data-ref="73Opc" data-ref-filename="73Opc">Opc</a>)) &amp;&amp;</td></tr>
<tr><th id="597">597</th><td>         <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE" title='isPromotableLoadFromStore' data-type='bool isPromotableLoadFromStore(llvm::MachineInstr &amp; MI)' data-ref="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE" data-ref-filename="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE">isPromotableLoadFromStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI" data-ref-filename="74MI">MI</dfn>) {</td></tr>
<tr><th id="601">601</th><td>  <b>switch</b> (<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="602">602</th><td>  <b>default</b>:</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="604">604</th><td>  <i>// Scaled instructions.</i></td></tr>
<tr><th id="605">605</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="609">609</th><td>  <i>// Unscaled instructions.</i></td></tr>
<tr><th id="610">610</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td>}</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE" title='isMergeableLdStUpdate' data-type='bool isMergeableLdStUpdate(llvm::MachineInstr &amp; MI)' data-ref="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE" data-ref-filename="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE">isMergeableLdStUpdate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI" data-ref-filename="75MI">MI</dfn>) {</td></tr>
<tr><th id="619">619</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76Opc" title='Opc' data-type='unsigned int' data-ref="76Opc" data-ref-filename="76Opc">Opc</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="620">620</th><td>  <b>switch</b> (<a class="local col6 ref" href="#76Opc" title='Opc' data-ref="76Opc" data-ref-filename="76Opc">Opc</a>) {</td></tr>
<tr><th id="621">621</th><td>  <b>default</b>:</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="623">623</th><td>  <i>// Scaled instructions.</i></td></tr>
<tr><th id="624">624</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="625">625</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="626">626</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="627">627</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="628">628</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="630">630</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="631">631</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="632">632</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="633">633</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="635">635</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="637">637</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="638">638</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGOffset" title='llvm::AArch64::STGOffset' data-ref="llvm::AArch64::STGOffset" data-ref-filename="llvm..AArch64..STGOffset">STGOffset</a>:</td></tr>
<tr><th id="639">639</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZGOffset" title='llvm::AArch64::STZGOffset' data-ref="llvm::AArch64::STZGOffset" data-ref-filename="llvm..AArch64..STZGOffset">STZGOffset</a>:</td></tr>
<tr><th id="640">640</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ST2GOffset" title='llvm::AArch64::ST2GOffset' data-ref="llvm::AArch64::ST2GOffset" data-ref-filename="llvm..AArch64..ST2GOffset">ST2GOffset</a>:</td></tr>
<tr><th id="641">641</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STZ2GOffset" title='llvm::AArch64::STZ2GOffset' data-ref="llvm::AArch64::STZ2GOffset" data-ref-filename="llvm..AArch64..STZ2GOffset">STZ2GOffset</a>:</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>:</td></tr>
<tr><th id="643">643</th><td>  <i>// Unscaled instructions.</i></td></tr>
<tr><th id="644">644</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>:</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a>:</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURQi" title='llvm::AArch64::STURQi' data-ref="llvm::AArch64::STURQi" data-ref-filename="llvm..AArch64..STURQi">STURQi</a>:</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>:</td></tr>
<tr><th id="648">648</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>:</td></tr>
<tr><th id="649">649</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>:</td></tr>
<tr><th id="650">650</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>:</td></tr>
<tr><th id="651">651</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURQi" title='llvm::AArch64::LDURQi' data-ref="llvm::AArch64::LDURQi" data-ref-filename="llvm..AArch64..LDURQi">LDURQi</a>:</td></tr>
<tr><th id="652">652</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="653">653</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>:</td></tr>
<tr><th id="654">654</th><td>  <i>// Paired instructions.</i></td></tr>
<tr><th id="655">655</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSi" title='llvm::AArch64::LDPSi' data-ref="llvm::AArch64::LDPSi" data-ref-filename="llvm..AArch64..LDPSi">LDPSi</a>:</td></tr>
<tr><th id="656">656</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPSWi" title='llvm::AArch64::LDPSWi' data-ref="llvm::AArch64::LDPSWi" data-ref-filename="llvm..AArch64..LDPSWi">LDPSWi</a>:</td></tr>
<tr><th id="657">657</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPDi" title='llvm::AArch64::LDPDi' data-ref="llvm::AArch64::LDPDi" data-ref-filename="llvm..AArch64..LDPDi">LDPDi</a>:</td></tr>
<tr><th id="658">658</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPQi" title='llvm::AArch64::LDPQi' data-ref="llvm::AArch64::LDPQi" data-ref-filename="llvm..AArch64..LDPQi">LDPQi</a>:</td></tr>
<tr><th id="659">659</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPWi" title='llvm::AArch64::LDPWi' data-ref="llvm::AArch64::LDPWi" data-ref-filename="llvm..AArch64..LDPWi">LDPWi</a>:</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDPXi" title='llvm::AArch64::LDPXi' data-ref="llvm::AArch64::LDPXi" data-ref-filename="llvm..AArch64..LDPXi">LDPXi</a>:</td></tr>
<tr><th id="661">661</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPSi" title='llvm::AArch64::STPSi' data-ref="llvm::AArch64::STPSi" data-ref-filename="llvm..AArch64..STPSi">STPSi</a>:</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPDi" title='llvm::AArch64::STPDi' data-ref="llvm::AArch64::STPDi" data-ref-filename="llvm..AArch64..STPDi">STPDi</a>:</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPQi" title='llvm::AArch64::STPQi' data-ref="llvm::AArch64::STPQi" data-ref-filename="llvm..AArch64..STPQi">STPQi</a>:</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPWi" title='llvm::AArch64::STPWi' data-ref="llvm::AArch64::STPWi" data-ref-filename="llvm..AArch64..STPWi">STPWi</a>:</td></tr>
<tr><th id="665">665</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STPXi" title='llvm::AArch64::STPXi' data-ref="llvm::AArch64::STPXi" data-ref-filename="llvm..AArch64..STPXi">STPXi</a>:</td></tr>
<tr><th id="666">666</th><td>    <i>// Make sure this is a reg+imm (as opposed to an address reloc).</i></td></tr>
<tr><th id="667">667</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="668">668</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="671">671</th><td>  }</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="675">675</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores(MachineBasicBlock::iterator I, MachineBasicBlock::iterator MergeMI, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergeNarrowZeroStores</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="77I" title='I' data-type='MachineBasicBlock::iterator' data-ref="77I" data-ref-filename="77I">I</dfn>,</td></tr>
<tr><th id="676">676</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="78MergeMI" title='MergeMI' data-type='MachineBasicBlock::iterator' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</dfn>,</td></tr>
<tr><th id="677">677</th><td>                                           <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col9 decl" id="79Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="79Flags" data-ref-filename="79Flags">Flags</dfn>) {</td></tr>
<tr><th id="678">678</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isPromotableZeroStoreInst(*I) &amp;&amp; isPromotableZeroStoreInst(*MergeMI) &amp;&amp;</td></tr>
<tr><th id="679">679</th><td>         <q>"Expected promotable zero stores."</q>);</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="80E" title='E' data-type='MachineBasicBlock::iterator' data-ref="80E" data-ref-filename="80E">E</dfn> = <a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="682">682</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="81NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="81NextI" data-ref-filename="81NextI">NextI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80E" title='E' data-ref="80E" data-ref-filename="80E">E</a>);</td></tr>
<tr><th id="683">683</th><td>  <i>// If NextI is the second of the two instructions to be merged, we need</i></td></tr>
<tr><th id="684">684</th><td><i>  // to skip one further. Either way we merge will invalidate the iterator,</i></td></tr>
<tr><th id="685">685</th><td><i>  // and we don't need to scan the new instruction, as it's a pairwise</i></td></tr>
<tr><th id="686">686</th><td><i>  // instruction, which we're not considering for further action anyway.</i></td></tr>
<tr><th id="687">687</th><td>  <b>if</b> (<a class="local col1 ref" href="#81NextI" title='NextI' data-ref="81NextI" data-ref-filename="81NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a>)</td></tr>
<tr><th id="688">688</th><td>    <a class="local col1 ref" href="#81NextI" title='NextI' data-ref="81NextI" data-ref-filename="81NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#81NextI" title='NextI' data-ref="81NextI" data-ref-filename="81NextI">NextI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#80E" title='E' data-ref="80E" data-ref-filename="80E">E</a>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82Opc" title='Opc' data-type='unsigned int' data-ref="82Opc" data-ref-filename="82Opc">Opc</dfn> = <a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="691">691</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83IsScaled" title='IsScaled' data-type='bool' data-ref="83IsScaled" data-ref-filename="83IsScaled">IsScaled</dfn> = !<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col2 ref" href="#82Opc" title='Opc' data-ref="82Opc" data-ref-filename="82Opc">Opc</a>);</td></tr>
<tr><th id="692">692</th><td>  <em>int</em> <dfn class="local col4 decl" id="84OffsetStride" title='OffsetStride' data-type='int' data-ref="84OffsetStride" data-ref-filename="84OffsetStride">OffsetStride</dfn> = <a class="local col3 ref" href="#83IsScaled" title='IsScaled' data-ref="83IsScaled" data-ref-filename="83IsScaled">IsScaled</a> ? <var>1</var> : <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>);</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <em>bool</em> <dfn class="local col5 decl" id="85MergeForward" title='MergeForward' data-type='bool' data-ref="85MergeForward" data-ref-filename="85MergeForward">MergeForward</dfn> = <a class="local col9 ref" href="#79Flags" title='Flags' data-ref="79Flags" data-ref-filename="79Flags">Flags</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" title='(anonymous namespace)::LdStPairFlags::getMergeForward' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv">getMergeForward</a>();</td></tr>
<tr><th id="695">695</th><td>  <i>// Insert our new paired instruction after whichever of the paired</i></td></tr>
<tr><th id="696">696</th><td><i>  // instructions MergeForward indicates.</i></td></tr>
<tr><th id="697">697</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="86InsertionPoint" title='InsertionPoint' data-type='MachineBasicBlock::iterator' data-ref="86InsertionPoint" data-ref-filename="86InsertionPoint">InsertionPoint</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85MergeForward" title='MergeForward' data-ref="85MergeForward" data-ref-filename="85MergeForward">MergeForward</a> ? <a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a> : <a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>;</td></tr>
<tr><th id="698">698</th><td>  <i>// Also based on MergeForward is from where we copy the base register operand</i></td></tr>
<tr><th id="699">699</th><td><i>  // so we get the flags compatible with the input code.</i></td></tr>
<tr><th id="700">700</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="87BaseRegOp" title='BaseRegOp' data-type='const llvm::MachineOperand &amp;' data-ref="87BaseRegOp" data-ref-filename="87BaseRegOp">BaseRegOp</dfn> =</td></tr>
<tr><th id="701">701</th><td>      <a class="local col5 ref" href="#85MergeForward" title='MergeForward' data-ref="85MergeForward" data-ref-filename="85MergeForward">MergeForward</a> ? <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a>) : <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// Which register is Rt and which is Rt2 depends on the offset order.</i></td></tr>
<tr><th id="704">704</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="88RtMI" title='RtMI' data-type='llvm::MachineInstr *' data-ref="88RtMI" data-ref-filename="88RtMI">RtMI</dfn>;</td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ==</td></tr>
<tr><th id="706">706</th><td>      <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col4 ref" href="#84OffsetStride" title='OffsetStride' data-ref="84OffsetStride" data-ref-filename="84OffsetStride">OffsetStride</a>)</td></tr>
<tr><th id="707">707</th><td>    <a class="local col8 ref" href="#88RtMI" title='RtMI' data-ref="88RtMI" data-ref-filename="88RtMI">RtMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a>;</td></tr>
<tr><th id="708">708</th><td>  <b>else</b></td></tr>
<tr><th id="709">709</th><td>    <a class="local col8 ref" href="#88RtMI" title='RtMI' data-ref="88RtMI" data-ref-filename="88RtMI">RtMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>;</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>  <em>int</em> <dfn class="local col9 decl" id="89OffsetImm" title='OffsetImm' data-type='int' data-ref="89OffsetImm" data-ref-filename="89OffsetImm">OffsetImm</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(*<a class="local col8 ref" href="#88RtMI" title='RtMI' data-ref="88RtMI" data-ref-filename="88RtMI">RtMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="712">712</th><td>  <i>// Change the scaled offset from small to large type.</i></td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (<a class="local col3 ref" href="#83IsScaled" title='IsScaled' data-ref="83IsScaled" data-ref-filename="83IsScaled">IsScaled</a>) {</td></tr>
<tr><th id="714">714</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(((OffsetImm &amp; <var>1</var>) == <var>0</var>) &amp;&amp; <q>"Unexpected offset to merge"</q>);</td></tr>
<tr><th id="715">715</th><td>    <a class="local col9 ref" href="#89OffsetImm" title='OffsetImm' data-ref="89OffsetImm" data-ref-filename="89OffsetImm">OffsetImm</a> /= <var>2</var>;</td></tr>
<tr><th id="716">716</th><td>  }</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <i>// Construct the new instruction.</i></td></tr>
<tr><th id="719">719</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="90DL" title='DL' data-type='llvm::DebugLoc' data-ref="90DL" data-ref-filename="90DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="720">720</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="91MBB" data-ref-filename="91MBB">MBB</dfn> = <a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="721">721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="92MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="92MIB" data-ref-filename="92MIB">MIB</dfn>;</td></tr>
<tr><th id="722">722</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB" data-ref-filename="91MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#86InsertionPoint" title='InsertionPoint' data-ref="86InsertionPoint" data-ref-filename="86InsertionPoint">InsertionPoint</a>, <a class="local col0 ref" href="#90DL" title='DL' data-ref="90DL" data-ref-filename="90DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL21getMatchingWideOpcodej" title='getMatchingWideOpcode' data-use='c' data-ref="_ZL21getMatchingWideOpcodej" data-ref-filename="_ZL21getMatchingWideOpcodej">getMatchingWideOpcode</a>(<a class="local col2 ref" href="#82Opc" title='Opc' data-ref="82Opc" data-ref-filename="82Opc">Opc</a>)))</td></tr>
<tr><th id="723">723</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu ref fn" href="#_ZL13isNarrowStorej" title='isNarrowStore' data-use='c' data-ref="_ZL13isNarrowStorej" data-ref-filename="_ZL13isNarrowStorej">isNarrowStore</a>(<a class="local col2 ref" href="#82Opc" title='Opc' data-ref="82Opc" data-ref-filename="82Opc">Opc</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="724">724</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87BaseRegOp" title='BaseRegOp' data-ref="87BaseRegOp" data-ref-filename="87BaseRegOp">BaseRegOp</a>)</td></tr>
<tr><th id="725">725</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#89OffsetImm" title='OffsetImm' data-ref="89OffsetImm" data-ref-filename="89OffsetImm">OffsetImm</a>)</td></tr>
<tr><th id="726">726</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a>})</td></tr>
<tr><th id="727">727</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" title='llvm::MachineInstr::mergeFlagsWith' data-ref="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" data-ref-filename="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_">mergeFlagsWith</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a>));</td></tr>
<tr><th id="728">728</th><td>  (<em>void</em>)<a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Creating wider store. Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="731">731</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(I-&gt;print(dbgs()));</td></tr>
<tr><th id="732">732</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="733">733</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MergeMI-&gt;print(dbgs()));</td></tr>
<tr><th id="734">734</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="735">735</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((MachineInstr *)MIB)-&gt;print(dbgs()));</td></tr>
<tr><th id="736">736</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// Erase the old instructions.</i></td></tr>
<tr><th id="739">739</th><td>  <a class="local col7 ref" href="#77I" title='I' data-ref="77I" data-ref-filename="77I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="740">740</th><td>  <a class="local col8 ref" href="#78MergeMI" title='MergeMI' data-ref="78MergeMI" data-ref-filename="78MergeMI">MergeMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="741">741</th><td>  <b>return</b> <a class="local col1 ref" href="#81NextI" title='NextI' data-ref="81NextI" data-ref-filename="81NextI">NextI</a>;</td></tr>
<tr><th id="742">742</th><td>}</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><i  data-doc="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE">// Apply Fn to all instructions between MI and the beginning of the block, until</i></td></tr>
<tr><th id="745">745</th><td><i  data-doc="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE">// a def for DefReg is reached. Returns true, iff Fn returns true for all</i></td></tr>
<tr><th id="746">746</th><td><i  data-doc="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE">// visited instructions. Stop after visiting Limit iterations.</i></td></tr>
<tr><th id="747">747</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE" title='forAllMIsUntilDef' data-type='bool forAllMIsUntilDef(llvm::MachineInstr &amp; MI, llvm::MCPhysReg DefReg, const llvm::TargetRegisterInfo * TRI, unsigned int Limit, std::function&lt;bool (MachineInstr &amp;, bool)&gt; &amp; Fn)' data-ref="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE" data-ref-filename="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE">forAllMIsUntilDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="93MI" data-ref-filename="93MI">MI</dfn>, <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="94DefReg" title='DefReg' data-type='llvm::MCPhysReg' data-ref="94DefReg" data-ref-filename="94DefReg">DefReg</dfn>,</td></tr>
<tr><th id="748">748</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="95TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="95TRI" data-ref-filename="95TRI">TRI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96Limit" title='Limit' data-type='unsigned int' data-ref="96Limit" data-ref-filename="96Limit">Limit</dfn>,</td></tr>
<tr><th id="749">749</th><td>                              <span class="namespace">std::</span><span class='type' title='std::function' data-ref="std::function" data-ref-filename="std..function">function</span>&lt;<em>bool</em>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;, <em>bool</em>)&gt; &amp;<dfn class="local col7 decl" id="97Fn" title='Fn' data-type='std::function&lt;bool (MachineInstr &amp;, bool)&gt; &amp;' data-ref="97Fn" data-ref-filename="97Fn">Fn</dfn>) {</td></tr>
<tr><th id="750">750</th><td>  <em>auto</em> <dfn class="local col8 decl" id="98MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="98MBB" data-ref-filename="98MBB">MBB</dfn> = <a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI" data-ref-filename="93MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="751">751</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="99I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="99I" data-ref-filename="99I">I</dfn> :</td></tr>
<tr><th id="752">752</th><td>       <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm24instructionsWithoutDebugET_S0_" title='llvm::instructionsWithoutDebug' data-ref="_ZN4llvm24instructionsWithoutDebugET_S0_" data-ref-filename="_ZN4llvm24instructionsWithoutDebugET_S0_">instructionsWithoutDebug</a>(<a class="local col3 ref" href="#93MI" title='MI' data-ref="93MI" data-ref-filename="93MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl18getReverseIteratorEv" title='llvm::ilist_node_impl::getReverseIterator' data-ref="_ZN4llvm15ilist_node_impl18getReverseIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl18getReverseIteratorEv">getReverseIterator</a>(), <a class="local col8 ref" href="#98MBB" title='MBB' data-ref="98MBB" data-ref-filename="98MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>())) {</td></tr>
<tr><th id="753">753</th><td>    <b>if</b> (!<a class="local col6 ref" href="#96Limit" title='Limit' data-ref="96Limit" data-ref-filename="96Limit">Limit</a>)</td></tr>
<tr><th id="754">754</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="755">755</th><td>    --<a class="local col6 ref" href="#96Limit" title='Limit' data-ref="96Limit" data-ref-filename="96Limit">Limit</a>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>    <em>bool</em> <dfn class="local col0 decl" id="100isDef" title='isDef' data-type='bool' data-ref="100isDef" data-ref-filename="100isDef">isDef</dfn> = <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>(), [<a class="local col4 ref" href="#94DefReg" title='DefReg' data-ref="94DefReg" data-ref-filename="94DefReg">DefReg</a>, <a class="local col5 ref" href="#95TRI" title='TRI' data-ref="95TRI" data-ref-filename="95TRI">TRI</a>](<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="101MOP" title='MOP' data-type='llvm::MachineOperand &amp;' data-ref="101MOP" data-ref-filename="101MOP">MOP</dfn>) {</td></tr>
<tr><th id="758">758</th><td>      <b>return</b> <a class="local col1 ref" href="#101MOP" title='MOP' data-ref="101MOP" data-ref-filename="101MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#101MOP" title='MOP' data-ref="101MOP" data-ref-filename="101MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col1 ref" href="#101MOP" title='MOP' data-ref="101MOP" data-ref-filename="101MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#101MOP" title='MOP' data-ref="101MOP" data-ref-filename="101MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="759">759</th><td>             <a class="local col5 ref" href="#95TRI" title='TRI' data-ref="95TRI" data-ref-filename="95TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col1 ref" href="#101MOP" title='MOP' data-ref="101MOP" data-ref-filename="101MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#94DefReg" title='DefReg' data-ref="94DefReg" data-ref-filename="94DefReg">DefReg</a>);</td></tr>
<tr><th id="760">760</th><td>    });</td></tr>
<tr><th id="761">761</th><td>    <b>if</b> (!<a class="local col7 ref" href="#97Fn" title='Fn' data-ref="97Fn" data-ref-filename="97Fn">Fn</a><span class='ref fn' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_" data-ref-filename="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col9 ref" href="#99I" title='I' data-ref="99I" data-ref-filename="99I">I</a>, <a class="local col0 ref" href="#100isDef" title='isDef' data-ref="100isDef" data-ref-filename="100isDef">isDef</a>)</span>)</td></tr>
<tr><th id="762">762</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="763">763</th><td>    <b>if</b> (<a class="local col0 ref" href="#100isDef" title='isDef' data-ref="100isDef" data-ref-filename="100isDef">isDef</a>)</td></tr>
<tr><th id="764">764</th><td>      <b>break</b>;</td></tr>
<tr><th id="765">765</th><td>  }</td></tr>
<tr><th id="766">766</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="767">767</th><td>}</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='updateDefinedRegisters' data-type='void updateDefinedRegisters(llvm::MachineInstr &amp; MI, llvm::LiveRegUnits &amp; Units, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">updateDefinedRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="102MI" data-ref-filename="102MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col3 decl" id="103Units" title='Units' data-type='llvm::LiveRegUnits &amp;' data-ref="103Units" data-ref-filename="103Units">Units</dfn>,</td></tr>
<tr><th id="770">770</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="104TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="104TRI" data-ref-filename="104TRI">TRI</dfn>) {</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="105MOP" data-ref-filename="105MOP">MOP</dfn> : <a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE" title='llvm::phys_regs_and_masks' data-ref="_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE">phys_regs_and_masks</a>(<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI" data-ref-filename="102MI">MI</a>))</td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="local col5 ref" href="#105MOP" title='MOP' data-ref="105MOP" data-ref-filename="105MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#105MOP" title='MOP' data-ref="105MOP" data-ref-filename="105MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="774">774</th><td>      <a class="local col3 ref" href="#103Units" title='Units' data-ref="103Units" data-ref-filename="103Units">Units</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits9removeRegEt" title='llvm::LiveRegUnits::removeReg' data-ref="_ZN4llvm12LiveRegUnits9removeRegEt" data-ref-filename="_ZN4llvm12LiveRegUnits9removeRegEt">removeReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#105MOP" title='MOP' data-ref="105MOP" data-ref-filename="105MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="106MOP" data-ref-filename="106MOP">MOP</dfn> : <a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE" title='llvm::phys_regs_and_masks' data-ref="_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE">phys_regs_and_masks</a>(<a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI" data-ref-filename="102MI">MI</a>))</td></tr>
<tr><th id="777">777</th><td>    <b>if</b> (<a class="local col6 ref" href="#106MOP" title='MOP' data-ref="106MOP" data-ref-filename="106MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col6 ref" href="#106MOP" title='MOP' data-ref="106MOP" data-ref-filename="106MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="778">778</th><td>      <a class="local col3 ref" href="#103Units" title='Units' data-ref="103Units" data-ref-filename="103Units">Units</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt" data-ref-filename="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#106MOP" title='MOP' data-ref="106MOP" data-ref-filename="106MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="779">779</th><td>}</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="782">782</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Paired, const (anonymous namespace)::LdStPairFlags &amp; Flags)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergePairedInsns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="107I" title='I' data-type='MachineBasicBlock::iterator' data-ref="107I" data-ref-filename="107I">I</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="108Paired" title='Paired' data-type='MachineBasicBlock::iterator' data-ref="108Paired" data-ref-filename="108Paired">Paired</dfn>,</td></tr>
<tr><th id="784">784</th><td>                                      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col9 decl" id="109Flags" title='Flags' data-type='const (anonymous namespace)::LdStPairFlags &amp;' data-ref="109Flags" data-ref-filename="109Flags">Flags</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="110E" title='E' data-type='MachineBasicBlock::iterator' data-ref="110E" data-ref-filename="110E">E</dfn> = <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="786">786</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="111NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="111NextI" data-ref-filename="111NextI">NextI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#110E" title='E' data-ref="110E" data-ref-filename="110E">E</a>);</td></tr>
<tr><th id="787">787</th><td>  <i>// If NextI is the second of the two instructions to be merged, we need</i></td></tr>
<tr><th id="788">788</th><td><i>  // to skip one further. Either way we merge will invalidate the iterator,</i></td></tr>
<tr><th id="789">789</th><td><i>  // and we don't need to scan the new instruction, as it's a pairwise</i></td></tr>
<tr><th id="790">790</th><td><i>  // instruction, which we're not considering for further action anyway.</i></td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (<a class="local col1 ref" href="#111NextI" title='NextI' data-ref="111NextI" data-ref-filename="111NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>)</td></tr>
<tr><th id="792">792</th><td>    <a class="local col1 ref" href="#111NextI" title='NextI' data-ref="111NextI" data-ref-filename="111NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#111NextI" title='NextI' data-ref="111NextI" data-ref-filename="111NextI">NextI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#110E" title='E' data-ref="110E" data-ref-filename="110E">E</a>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <em>int</em> <dfn class="local col2 decl" id="112SExtIdx" title='SExtIdx' data-type='int' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</dfn> = <a class="local col9 ref" href="#109Flags" title='Flags' data-ref="109Flags" data-ref-filename="109Flags">Flags</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv" title='(anonymous namespace)::LdStPairFlags::getSExtIdx' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags10getSExtIdxEv">getSExtIdx</a>();</td></tr>
<tr><th id="795">795</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113Opc" title='Opc' data-type='unsigned int' data-ref="113Opc" data-ref-filename="113Opc">Opc</dfn> =</td></tr>
<tr><th id="796">796</th><td>      <a class="local col2 ref" href="#112SExtIdx" title='SExtIdx' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</a> == -<var>1</var> ? <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() : <a class="tu ref fn" href="#_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-use='c' data-ref="_ZL24getMatchingNonSExtOpcodejPb" data-ref-filename="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</a>(<a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="797">797</th><td>  <em>bool</em> <dfn class="local col4 decl" id="114IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="114IsUnscaled" data-ref-filename="114IsUnscaled">IsUnscaled</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc" data-ref-filename="113Opc">Opc</a>);</td></tr>
<tr><th id="798">798</th><td>  <em>int</em> <dfn class="local col5 decl" id="115OffsetStride" title='OffsetStride' data-type='int' data-ref="115OffsetStride" data-ref-filename="115OffsetStride">OffsetStride</dfn> = <a class="local col4 ref" href="#114IsUnscaled" title='IsUnscaled' data-ref="114IsUnscaled" data-ref-filename="114IsUnscaled">IsUnscaled</a> ? <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>) : <var>1</var>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <em>bool</em> <dfn class="local col6 decl" id="116MergeForward" title='MergeForward' data-type='bool' data-ref="116MergeForward" data-ref-filename="116MergeForward">MergeForward</dfn> = <a class="local col9 ref" href="#109Flags" title='Flags' data-ref="109Flags" data-ref-filename="109Flags">Flags</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" title='(anonymous namespace)::LdStPairFlags::getMergeForward' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags15getMergeForwardEv">getMergeForward</a>();</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col7 decl" id="117RenameReg" title='RenameReg' data-type='Optional&lt;llvm::MCPhysReg&gt;' data-ref="117RenameReg" data-ref-filename="117RenameReg">RenameReg</dfn> = <a class="local col9 ref" href="#109Flags" title='Flags' data-ref="109Flags" data-ref-filename="109Flags">Flags</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv" title='(anonymous namespace)::LdStPairFlags::getRenameReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv">getRenameReg</a>();</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="local col6 ref" href="#116MergeForward" title='MergeForward' data-ref="116MergeForward" data-ref-filename="116MergeForward">MergeForward</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#117RenameReg" title='RenameReg' data-ref="117RenameReg" data-ref-filename="117RenameReg">RenameReg</a>) {</td></tr>
<tr><th id="804">804</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="118RegToRename" title='RegToRename' data-type='llvm::MCRegister' data-ref="118RegToRename" data-ref-filename="118RegToRename">RegToRename</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="805">805</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt" data-ref-filename="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#117RenameReg" title='RenameReg' data-ref="117RenameReg" data-ref-filename="117RenameReg">RenameReg</a>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>    <i>// Return the sub/super register for RenameReg, matching the size of</i></td></tr>
<tr><th id="808">808</th><td><i>    // OriginalReg.</i></td></tr>
<tr><th id="809">809</th><td>    <em>auto</em> <dfn class="local col9 decl" id="119GetMatchingSubReg" title='GetMatchingSubReg' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp:809:30)' data-ref="119GetMatchingSubReg" data-ref-filename="119GetMatchingSubReg">GetMatchingSubReg</dfn> = [<b>this</b>,</td></tr>
<tr><th id="810">810</th><td>                              <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" data-ref-filename="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"><a class="local col7 ref" href="#117RenameReg" title='RenameReg' data-ref="117RenameReg" data-ref-filename="117RenameReg">RenameReg</a></a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="120OriginalReg" title='OriginalReg' data-type='llvm::MCPhysReg' data-ref="120OriginalReg" data-ref-filename="120OriginalReg">OriginalReg</dfn>) -&gt; <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> {</td></tr>
<tr><th id="811">811</th><td>      <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="121SubOrSuper" title='SubOrSuper' data-type='llvm::MCPhysReg' data-ref="121SubOrSuper" data-ref-filename="121SubOrSuper">SubOrSuper</dfn> : <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::sub_and_superregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE">sub_and_superregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNKR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNKR4llvm8OptionaldeEv" data-ref-filename="_ZNKR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#117RenameReg" title='RenameReg' data-ref="117RenameReg" data-ref-filename="117RenameReg">RenameReg</a>))</td></tr>
<tr><th id="812">812</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#120OriginalReg" title='OriginalReg' data-ref="120OriginalReg" data-ref-filename="120OriginalReg">OriginalReg</a>) ==</td></tr>
<tr><th id="813">813</th><td>            <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#121SubOrSuper" title='SubOrSuper' data-ref="121SubOrSuper" data-ref-filename="121SubOrSuper">SubOrSuper</a>))</td></tr>
<tr><th id="814">814</th><td>          <b>return</b> <a class="local col1 ref" href="#121SubOrSuper" title='SubOrSuper' data-ref="121SubOrSuper" data-ref-filename="121SubOrSuper">SubOrSuper</a>;</td></tr>
<tr><th id="815">815</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have found matching sub or super register!"</q>);</td></tr>
<tr><th id="816">816</th><td>    };</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>    <span class="namespace">std::</span><span class='type' title='std::function' data-ref="std::function" data-ref-filename="std..function">function</span>&lt;<em>bool</em>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;, <em>bool</em>)&gt; <dfn class="local col2 decl" id="122UpdateMIs" title='UpdateMIs' data-type='std::function&lt;bool (MachineInstr &amp;, bool)&gt;' data-ref="122UpdateMIs" data-ref-filename="122UpdateMIs">UpdateMIs</dfn> =</td></tr>
<tr><th id="819">819</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[<b>this</b>, <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"><a class="local col8 ref" href="#118RegToRename" title='RegToRename' data-ref="118RegToRename" data-ref-filename="118RegToRename">RegToRename</a></a>, <a class="tu ref fn" href="#809" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator, MachineBasicBlock::iterator, const (anonymous namespace)::LdStPairFlags &amp;)::(anonymous class)::' data-use='c' data-ref="_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEEN3$_0C1ERKS8_" data-ref-filename="_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEEN3$_0C1ERKS8_"><a class="local col9 ref" href="#119GetMatchingSubReg" title='GetMatchingSubReg' data-ref="119GetMatchingSubReg" data-ref-filename="119GetMatchingSubReg">GetMatchingSubReg</a></a>](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="123MI" data-ref-filename="123MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="124IsDef" title='IsDef' data-type='bool' data-ref="124IsDef" data-ref-filename="124IsDef">IsDef</dfn>) {</td></tr>
<tr><th id="820">820</th><td>          <b>if</b> (<a class="local col4 ref" href="#124IsDef" title='IsDef' data-ref="124IsDef" data-ref-filename="124IsDef">IsDef</a>) {</td></tr>
<tr><th id="821">821</th><td>            <em>bool</em> <dfn class="local col5 decl" id="125SeenDef" title='SeenDef' data-type='bool' data-ref="125SeenDef" data-ref-filename="125SeenDef">SeenDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="822">822</th><td>            <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="126MOP" title='MOP' data-type='llvm::MachineOperand &amp;' data-ref="126MOP" data-ref-filename="126MOP">MOP</dfn> : <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="823">823</th><td>              <i>// Rename the first explicit definition and all implicit</i></td></tr>
<tr><th id="824">824</th><td><i>              // definitions matching RegToRename.</i></td></tr>
<tr><th id="825">825</th><td>              <b>if</b> (<a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="826">826</th><td>                  (!<a class="local col5 ref" href="#125SeenDef" title='SeenDef' data-ref="125SeenDef" data-ref-filename="125SeenDef">SeenDef</a> || (<a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())) &amp;&amp;</td></tr>
<tr><th id="827">827</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#118RegToRename" title='RegToRename' data-ref="118RegToRename" data-ref-filename="118RegToRename">RegToRename</a>)) {</td></tr>
<tr><th id="828">828</th><td>                <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MOP.isImplicit() ||</td></tr>
<tr><th id="829">829</th><td>                        (MOP.isRenamable() &amp;&amp; !MOP.isEarlyClobber())) &amp;&amp;</td></tr>
<tr><th id="830">830</th><td>                       <q>"Need renamable operands"</q>);</td></tr>
<tr><th id="831">831</th><td>                <a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#119GetMatchingSubReg" title='GetMatchingSubReg' data-ref="119GetMatchingSubReg" data-ref-filename="119GetMatchingSubReg">GetMatchingSubReg</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEENK3$_0clEt" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator, MachineBasicBlock::iterator, const (anonymous namespace)::LdStPairFlags &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEENK3$_0clEt" data-ref-filename="_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEENK3$_0clEt">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#126MOP" title='MOP' data-ref="126MOP" data-ref-filename="126MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a>);</td></tr>
<tr><th id="832">832</th><td>                <a class="local col5 ref" href="#125SeenDef" title='SeenDef' data-ref="125SeenDef" data-ref-filename="125SeenDef">SeenDef</a> = <b>true</b>;</td></tr>
<tr><th id="833">833</th><td>              }</td></tr>
<tr><th id="834">834</th><td>            }</td></tr>
<tr><th id="835">835</th><td>          } <b>else</b> {</td></tr>
<tr><th id="836">836</th><td>            <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="127MOP" title='MOP' data-type='llvm::MachineOperand &amp;' data-ref="127MOP" data-ref-filename="127MOP">MOP</dfn> : <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="837">837</th><td>              <b>if</b> (<a class="local col7 ref" href="#127MOP" title='MOP' data-ref="127MOP" data-ref-filename="127MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col7 ref" href="#127MOP" title='MOP' data-ref="127MOP" data-ref-filename="127MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#127MOP" title='MOP' data-ref="127MOP" data-ref-filename="127MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="838">838</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col7 ref" href="#127MOP" title='MOP' data-ref="127MOP" data-ref-filename="127MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#118RegToRename" title='RegToRename' data-ref="118RegToRename" data-ref-filename="118RegToRename">RegToRename</a>)) {</td></tr>
<tr><th id="839">839</th><td>                <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MOP.isImplicit() ||</td></tr>
<tr><th id="840">840</th><td>                        (MOP.isRenamable() &amp;&amp; !MOP.isEarlyClobber())) &amp;&amp;</td></tr>
<tr><th id="841">841</th><td>                           <q>"Need renamable operands"</q>);</td></tr>
<tr><th id="842">842</th><td>                <a class="local col7 ref" href="#127MOP" title='MOP' data-ref="127MOP" data-ref-filename="127MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#119GetMatchingSubReg" title='GetMatchingSubReg' data-ref="119GetMatchingSubReg" data-ref-filename="119GetMatchingSubReg">GetMatchingSubReg</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEENK3$_0clEt" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns(MachineBasicBlock::iterator, MachineBasicBlock::iterator, const (anonymous namespace)::LdStPairFlags &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEENK3$_0clEt" data-ref-filename="_ZZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsEENK3$_0clEt">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#127MOP" title='MOP' data-ref="127MOP" data-ref-filename="127MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a>);</td></tr>
<tr><th id="843">843</th><td>              }</td></tr>
<tr><th id="844">844</th><td>            }</td></tr>
<tr><th id="845">845</th><td>          }</td></tr>
<tr><th id="846">846</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Renamed "</q> &lt;&lt; MI &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="847">847</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="848">848</th><td>        };</td></tr>
<tr><th id="849">849</th><td>    <a class="tu ref fn" href="#_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE" title='forAllMIsUntilDef' data-use='c' data-ref="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE" data-ref-filename="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE">forAllMIsUntilDef</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#118RegToRename" title='RegToRename' data-ref="118RegToRename" data-ref-filename="118RegToRename">RegToRename</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit" data-ref-filename="LdStLimit">LdStLimit</a>, <span class='refarg'><a class="local col2 ref" href="#122UpdateMIs" title='UpdateMIs' data-ref="122UpdateMIs" data-ref-filename="122UpdateMIs">UpdateMIs</a></span>);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><u>#<span data-ppcond="851">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>)</u></td></tr>
<tr><th id="852">852</th><td>    <i>// Make sure the register used for renaming is not used between the paired</i></td></tr>
<tr><th id="853">853</th><td><i>    // instructions. That would trash the content before the new paired</i></td></tr>
<tr><th id="854">854</th><td><i>    // instruction.</i></td></tr>
<tr><th id="855">855</th><td>    <b>for</b> (<em>auto</em> &amp;MI :</td></tr>
<tr><th id="856">856</th><td>         iterator_range&lt;MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;&gt;(</td></tr>
<tr><th id="857">857</th><td>             std::next(I), std::next(Paired)))</td></tr>
<tr><th id="858">858</th><td>      assert(all_of(MI.operands(),</td></tr>
<tr><th id="859">859</th><td>                    [<b>this</b>, &amp;RenameReg](<em>const</em> MachineOperand &amp;MOP) {</td></tr>
<tr><th id="860">860</th><td>                      <b>return</b> !MOP.isReg() || MOP.isDebug() || !MOP.getReg() ||</td></tr>
<tr><th id="861">861</th><td>                             !TRI-&gt;regsOverlap(MOP.getReg(), *RenameReg);</td></tr>
<tr><th id="862">862</th><td>                    }) &amp;&amp;</td></tr>
<tr><th id="863">863</th><td>             <q>"Rename register used between paired instruction, trashing the "</q></td></tr>
<tr><th id="864">864</th><td>             <q>"content"</q>);</td></tr>
<tr><th id="865">865</th><td><u>#<span data-ppcond="851">endif</span></u></td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <i>// Insert our new paired instruction after whichever of the paired</i></td></tr>
<tr><th id="869">869</th><td><i>  // instructions MergeForward indicates.</i></td></tr>
<tr><th id="870">870</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="128InsertionPoint" title='InsertionPoint' data-type='MachineBasicBlock::iterator' data-ref="128InsertionPoint" data-ref-filename="128InsertionPoint">InsertionPoint</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#116MergeForward" title='MergeForward' data-ref="116MergeForward" data-ref-filename="116MergeForward">MergeForward</a> ? <a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a> : <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>;</td></tr>
<tr><th id="871">871</th><td>  <i>// Also based on MergeForward is from where we copy the base register operand</i></td></tr>
<tr><th id="872">872</th><td><i>  // so we get the flags compatible with the input code.</i></td></tr>
<tr><th id="873">873</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="129BaseRegOp" title='BaseRegOp' data-type='const llvm::MachineOperand &amp;' data-ref="129BaseRegOp" data-ref-filename="129BaseRegOp">BaseRegOp</dfn> =</td></tr>
<tr><th id="874">874</th><td>      <a class="local col6 ref" href="#116MergeForward" title='MergeForward' data-ref="116MergeForward" data-ref-filename="116MergeForward">MergeForward</a> ? <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>) : <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>);</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <em>int</em> <dfn class="local col0 decl" id="130Offset" title='Offset' data-type='int' data-ref="130Offset" data-ref-filename="130Offset">Offset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="877">877</th><td>  <em>int</em> <dfn class="local col1 decl" id="131PairedOffset" title='PairedOffset' data-type='int' data-ref="131PairedOffset" data-ref-filename="131PairedOffset">PairedOffset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="878">878</th><td>  <em>bool</em> <dfn class="local col2 decl" id="132PairedIsUnscaled" title='PairedIsUnscaled' data-type='bool' data-ref="132PairedIsUnscaled" data-ref-filename="132PairedIsUnscaled">PairedIsUnscaled</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="879">879</th><td>  <b>if</b> (<a class="local col4 ref" href="#114IsUnscaled" title='IsUnscaled' data-ref="114IsUnscaled" data-ref-filename="114IsUnscaled">IsUnscaled</a> != <a class="local col2 ref" href="#132PairedIsUnscaled" title='PairedIsUnscaled' data-ref="132PairedIsUnscaled" data-ref-filename="132PairedIsUnscaled">PairedIsUnscaled</a>) {</td></tr>
<tr><th id="880">880</th><td>    <i>// We're trying to pair instructions that differ in how they are scaled.  If</i></td></tr>
<tr><th id="881">881</th><td><i>    // I is scaled then scale the offset of Paired accordingly.  Otherwise, do</i></td></tr>
<tr><th id="882">882</th><td><i>    // the opposite (i.e., make Paired's offset unscaled).</i></td></tr>
<tr><th id="883">883</th><td>    <em>int</em> <dfn class="local col3 decl" id="133MemSize" title='MemSize' data-type='int' data-ref="133MemSize" data-ref-filename="133MemSize">MemSize</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>);</td></tr>
<tr><th id="884">884</th><td>    <b>if</b> (<a class="local col2 ref" href="#132PairedIsUnscaled" title='PairedIsUnscaled' data-ref="132PairedIsUnscaled" data-ref-filename="132PairedIsUnscaled">PairedIsUnscaled</a>) {</td></tr>
<tr><th id="885">885</th><td>      <i>// If the unscaled offset isn't a multiple of the MemSize, we can't</i></td></tr>
<tr><th id="886">886</th><td><i>      // pair the operations together.</i></td></tr>
<tr><th id="887">887</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(PairedOffset % TII-&gt;getMemScale(*Paired)) &amp;&amp;</td></tr>
<tr><th id="888">888</th><td>             <q>"Offset should be a multiple of the stride!"</q>);</td></tr>
<tr><th id="889">889</th><td>      <a class="local col1 ref" href="#131PairedOffset" title='PairedOffset' data-ref="131PairedOffset" data-ref-filename="131PairedOffset">PairedOffset</a> /= <a class="local col3 ref" href="#133MemSize" title='MemSize' data-ref="133MemSize" data-ref-filename="133MemSize">MemSize</a>;</td></tr>
<tr><th id="890">890</th><td>    } <b>else</b> {</td></tr>
<tr><th id="891">891</th><td>      <a class="local col1 ref" href="#131PairedOffset" title='PairedOffset' data-ref="131PairedOffset" data-ref-filename="131PairedOffset">PairedOffset</a> *= <a class="local col3 ref" href="#133MemSize" title='MemSize' data-ref="133MemSize" data-ref-filename="133MemSize">MemSize</a>;</td></tr>
<tr><th id="892">892</th><td>    }</td></tr>
<tr><th id="893">893</th><td>  }</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>  <i>// Which register is Rt and which is Rt2 depends on the offset order.</i></td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="134RtMI" title='RtMI' data-type='llvm::MachineInstr *' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</dfn>, *<dfn class="local col5 decl" id="135Rt2MI" title='Rt2MI' data-type='llvm::MachineInstr *' data-ref="135Rt2MI" data-ref-filename="135Rt2MI">Rt2MI</dfn>;</td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<a class="local col0 ref" href="#130Offset" title='Offset' data-ref="130Offset" data-ref-filename="130Offset">Offset</a> == <a class="local col1 ref" href="#131PairedOffset" title='PairedOffset' data-ref="131PairedOffset" data-ref-filename="131PairedOffset">PairedOffset</a> + <a class="local col5 ref" href="#115OffsetStride" title='OffsetStride' data-ref="115OffsetStride" data-ref-filename="115OffsetStride">OffsetStride</a>) {</td></tr>
<tr><th id="898">898</th><td>    <a class="local col4 ref" href="#134RtMI" title='RtMI' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>;</td></tr>
<tr><th id="899">899</th><td>    <a class="local col5 ref" href="#135Rt2MI" title='Rt2MI' data-ref="135Rt2MI" data-ref-filename="135Rt2MI">Rt2MI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>;</td></tr>
<tr><th id="900">900</th><td>    <i>// Here we swapped the assumption made for SExtIdx.</i></td></tr>
<tr><th id="901">901</th><td><i>    // I.e., we turn ldp I, Paired into ldp Paired, I.</i></td></tr>
<tr><th id="902">902</th><td><i>    // Update the index accordingly.</i></td></tr>
<tr><th id="903">903</th><td>    <b>if</b> (<a class="local col2 ref" href="#112SExtIdx" title='SExtIdx' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="904">904</th><td>      <a class="local col2 ref" href="#112SExtIdx" title='SExtIdx' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</a> = (<a class="local col2 ref" href="#112SExtIdx" title='SExtIdx' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</a> + <var>1</var>) % <var>2</var>;</td></tr>
<tr><th id="905">905</th><td>  } <b>else</b> {</td></tr>
<tr><th id="906">906</th><td>    <a class="local col4 ref" href="#134RtMI" title='RtMI' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>;</td></tr>
<tr><th id="907">907</th><td>    <a class="local col5 ref" href="#135Rt2MI" title='Rt2MI' data-ref="135Rt2MI" data-ref-filename="135Rt2MI">Rt2MI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>;</td></tr>
<tr><th id="908">908</th><td>  }</td></tr>
<tr><th id="909">909</th><td>  <em>int</em> <dfn class="local col6 decl" id="136OffsetImm" title='OffsetImm' data-type='int' data-ref="136OffsetImm" data-ref-filename="136OffsetImm">OffsetImm</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(*<a class="local col4 ref" href="#134RtMI" title='RtMI' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="910">910</th><td>  <i>// Scale the immediate offset, if necessary.</i></td></tr>
<tr><th id="911">911</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col4 ref" href="#134RtMI" title='RtMI' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="912">912</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(OffsetImm % TII-&gt;getMemScale(*RtMI)) &amp;&amp;</td></tr>
<tr><th id="913">913</th><td>           <q>"Unscaled offset cannot be scaled."</q>);</td></tr>
<tr><th id="914">914</th><td>    <a class="local col6 ref" href="#136OffsetImm" title='OffsetImm' data-ref="136OffsetImm" data-ref-filename="136OffsetImm">OffsetImm</a> /= <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(*<a class="local col4 ref" href="#134RtMI" title='RtMI' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</a>);</td></tr>
<tr><th id="915">915</th><td>  }</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <i>// Construct the new instruction.</i></td></tr>
<tr><th id="918">918</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col7 decl" id="137MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="137MIB" data-ref-filename="137MIB">MIB</dfn>;</td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="138DL" title='DL' data-type='llvm::DebugLoc' data-ref="138DL" data-ref-filename="138DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="920">920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="139MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="139MBB" data-ref-filename="139MBB">MBB</dfn> = <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="921">921</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="140RegOp0" title='RegOp0' data-type='llvm::MachineOperand' data-ref="140RegOp0" data-ref-filename="140RegOp0">RegOp0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'>*<a class="local col4 ref" href="#134RtMI" title='RtMI' data-ref="134RtMI" data-ref-filename="134RtMI">RtMI</a></span>);</td></tr>
<tr><th id="922">922</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="141RegOp1" title='RegOp1' data-type='llvm::MachineOperand' data-ref="141RegOp1" data-ref-filename="141RegOp1">RegOp1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'>*<a class="local col5 ref" href="#135Rt2MI" title='Rt2MI' data-ref="135Rt2MI" data-ref-filename="135Rt2MI">Rt2MI</a></span>);</td></tr>
<tr><th id="923">923</th><td>  <i>// Kill flags may become invalid when moving stores for pairing.</i></td></tr>
<tr><th id="924">924</th><td>  <b>if</b> (<a class="local col0 ref" href="#140RegOp0" title='RegOp0' data-ref="140RegOp0" data-ref-filename="140RegOp0">RegOp0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="925">925</th><td>    <b>if</b> (!<a class="local col6 ref" href="#116MergeForward" title='MergeForward' data-ref="116MergeForward" data-ref-filename="116MergeForward">MergeForward</a>) {</td></tr>
<tr><th id="926">926</th><td>      <i>// Clear kill flags on store if moving upwards. Example:</i></td></tr>
<tr><th id="927">927</th><td><i>      //   STRWui %w0, ...</i></td></tr>
<tr><th id="928">928</th><td><i>      //   USE %w1</i></td></tr>
<tr><th id="929">929</th><td><i>      //   STRWui kill %w1  ; need to clear kill flag when moving STRWui upwards</i></td></tr>
<tr><th id="930">930</th><td>      <a class="local col0 ref" href="#140RegOp0" title='RegOp0' data-ref="140RegOp0" data-ref-filename="140RegOp0">RegOp0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="931">931</th><td>      <a class="local col1 ref" href="#141RegOp1" title='RegOp1' data-ref="141RegOp1" data-ref-filename="141RegOp1">RegOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="932">932</th><td>    } <b>else</b> {</td></tr>
<tr><th id="933">933</th><td>      <i>// Clear kill flags of the first stores register. Example:</i></td></tr>
<tr><th id="934">934</th><td><i>      //   STRWui %w1, ...</i></td></tr>
<tr><th id="935">935</th><td><i>      //   USE kill %w1   ; need to clear kill flag when moving STRWui downwards</i></td></tr>
<tr><th id="936">936</th><td><i>      //   STRW %w0</i></td></tr>
<tr><th id="937">937</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="142Reg" title='Reg' data-type='llvm::Register' data-ref="142Reg" data-ref-filename="142Reg">Reg</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="938">938</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="143MI" data-ref-filename="143MI">MI</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>))</td></tr>
<tr><th id="939">939</th><td>        <a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#142Reg" title='Reg' data-ref="142Reg" data-ref-filename="142Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="940">940</th><td>    }</td></tr>
<tr><th id="941">941</th><td>  }</td></tr>
<tr><th id="942">942</th><td>  <a class="local col7 ref" href="#137MIB" title='MIB' data-ref="137MIB" data-ref-filename="137MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128InsertionPoint" title='InsertionPoint' data-ref="128InsertionPoint" data-ref-filename="128InsertionPoint">InsertionPoint</a>, <a class="local col8 ref" href="#138DL" title='DL' data-ref="138DL" data-ref-filename="138DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-use='c' data-ref="_ZL21getMatchingPairOpcodej" data-ref-filename="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</a>(<a class="local col3 ref" href="#113Opc" title='Opc' data-ref="113Opc" data-ref-filename="113Opc">Opc</a>)))</td></tr>
<tr><th id="943">943</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#140RegOp0" title='RegOp0' data-ref="140RegOp0" data-ref-filename="140RegOp0">RegOp0</a>)</td></tr>
<tr><th id="944">944</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#141RegOp1" title='RegOp1' data-ref="141RegOp1" data-ref-filename="141RegOp1">RegOp1</a>)</td></tr>
<tr><th id="945">945</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#129BaseRegOp" title='BaseRegOp' data-ref="129BaseRegOp" data-ref-filename="129BaseRegOp">BaseRegOp</a>)</td></tr>
<tr><th id="946">946</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#136OffsetImm" title='OffsetImm' data-ref="136OffsetImm" data-ref-filename="136OffsetImm">OffsetImm</a>)</td></tr>
<tr><th id="947">947</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::MachineInstrBuilder::cloneMergedMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder18cloneMergedMemRefsENS_8ArrayRefIPKNS_12MachineInstrEEE">cloneMergedMemRefs</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>})</td></tr>
<tr><th id="948">948</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" title='llvm::MachineInstr::mergeFlagsWith' data-ref="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" data-ref-filename="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_">mergeFlagsWith</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a>));</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>  (<em>void</em>)<a class="local col7 ref" href="#137MIB" title='MIB' data-ref="137MIB" data-ref-filename="137MIB">MIB</a>;</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="953">953</th><td>      dbgs() &lt;&lt; <q>"Creating pair load/store. Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="954">954</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(I-&gt;print(dbgs()));</td></tr>
<tr><th id="955">955</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="956">956</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(Paired-&gt;print(dbgs()));</td></tr>
<tr><th id="957">957</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="958">958</th><td>  <b>if</b> (<a class="local col2 ref" href="#112SExtIdx" title='SExtIdx' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="959">959</th><td>    <i>// Generate the sign extension for the proper result of the ldp.</i></td></tr>
<tr><th id="960">960</th><td><i>    // I.e., with X1, that would be:</i></td></tr>
<tr><th id="961">961</th><td><i>    // %w1 = KILL %w1, implicit-def %x1</i></td></tr>
<tr><th id="962">962</th><td><i>    // %x1 = SBFMXri killed %x1, 0, 31</i></td></tr>
<tr><th id="963">963</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144DstMO" title='DstMO' data-type='llvm::MachineOperand &amp;' data-ref="144DstMO" data-ref-filename="144DstMO">DstMO</dfn> = <a class="local col7 ref" href="#137MIB" title='MIB' data-ref="137MIB" data-ref-filename="137MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#112SExtIdx" title='SExtIdx' data-ref="112SExtIdx" data-ref-filename="112SExtIdx">SExtIdx</a>);</td></tr>
<tr><th id="964">964</th><td>    <i>// Right now, DstMO has the extended register, since it comes from an</i></td></tr>
<tr><th id="965">965</th><td><i>    // extended opcode.</i></td></tr>
<tr><th id="966">966</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="145DstRegX" title='DstRegX' data-type='llvm::Register' data-ref="145DstRegX" data-ref-filename="145DstRegX">DstRegX</dfn> = <a class="local col4 ref" href="#144DstMO" title='DstMO' data-ref="144DstMO" data-ref-filename="144DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="967">967</th><td>    <i>// Get the W variant of that register.</i></td></tr>
<tr><th id="968">968</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="146DstRegW" title='DstRegW' data-type='llvm::Register' data-ref="146DstRegW" data-ref-filename="146DstRegW">DstRegW</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#145DstRegX" title='DstRegX' data-ref="145DstRegX" data-ref-filename="145DstRegX">DstRegX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="969">969</th><td>    <i>// Update the result of LDP to use the W instead of the X variant.</i></td></tr>
<tr><th id="970">970</th><td>    <a class="local col4 ref" href="#144DstMO" title='DstMO' data-ref="144DstMO" data-ref-filename="144DstMO">DstMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146DstRegW" title='DstRegW' data-ref="146DstRegW" data-ref-filename="146DstRegW">DstRegW</a>);</td></tr>
<tr><th id="971">971</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((MachineInstr *)MIB)-&gt;print(dbgs()));</td></tr>
<tr><th id="972">972</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="973">973</th><td>    <i>// Make the machine verifier happy by providing a definition for</i></td></tr>
<tr><th id="974">974</th><td><i>    // the X register.</i></td></tr>
<tr><th id="975">975</th><td><i>    // Insert this definition right after the generated LDP, i.e., before</i></td></tr>
<tr><th id="976">976</th><td><i>    // InsertionPoint.</i></td></tr>
<tr><th id="977">977</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="147MIBKill" title='MIBKill' data-type='llvm::MachineInstrBuilder' data-ref="147MIBKill" data-ref-filename="147MIBKill">MIBKill</dfn> =</td></tr>
<tr><th id="978">978</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128InsertionPoint" title='InsertionPoint' data-ref="128InsertionPoint" data-ref-filename="128InsertionPoint">InsertionPoint</a>, <a class="local col8 ref" href="#138DL" title='DL' data-ref="138DL" data-ref-filename="138DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#40" title='llvm::TargetOpcode::KILL' data-ref="llvm::TargetOpcode::KILL" data-ref-filename="llvm..TargetOpcode..KILL">KILL</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146DstRegW" title='DstRegW' data-ref="146DstRegW" data-ref-filename="146DstRegW">DstRegW</a>)</td></tr>
<tr><th id="979">979</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146DstRegW" title='DstRegW' data-ref="146DstRegW" data-ref-filename="146DstRegW">DstRegW</a>)</td></tr>
<tr><th id="980">980</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#145DstRegX" title='DstRegX' data-ref="145DstRegX" data-ref-filename="145DstRegX">DstRegX</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="981">981</th><td>    <a class="local col7 ref" href="#147MIBKill" title='MIBKill' data-ref="147MIBKill" data-ref-filename="147MIBKill">MIBKill</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="982">982</th><td>    <i>// Create the sign extension.</i></td></tr>
<tr><th id="983">983</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="148MIBSXTW" title='MIBSXTW' data-type='llvm::MachineInstrBuilder' data-ref="148MIBSXTW" data-ref-filename="148MIBSXTW">MIBSXTW</dfn> =</td></tr>
<tr><th id="984">984</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#128InsertionPoint" title='InsertionPoint' data-ref="128InsertionPoint" data-ref-filename="128InsertionPoint">InsertionPoint</a>, <a class="local col8 ref" href="#138DL" title='DL' data-ref="138DL" data-ref-filename="138DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#145DstRegX" title='DstRegX' data-ref="145DstRegX" data-ref-filename="145DstRegX">DstRegX</a>)</td></tr>
<tr><th id="985">985</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#145DstRegX" title='DstRegX' data-ref="145DstRegX" data-ref-filename="145DstRegX">DstRegX</a>)</td></tr>
<tr><th id="986">986</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="987">987</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>);</td></tr>
<tr><th id="988">988</th><td>    (<em>void</em>)<a class="local col8 ref" href="#148MIBSXTW" title='MIBSXTW' data-ref="148MIBSXTW" data-ref-filename="148MIBSXTW">MIBSXTW</a>;</td></tr>
<tr><th id="989">989</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Extend operand:\n    "</q>);</td></tr>
<tr><th id="990">990</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((MachineInstr *)MIBSXTW)-&gt;print(dbgs()));</td></tr>
<tr><th id="991">991</th><td>  } <b>else</b> {</td></tr>
<tr><th id="992">992</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((MachineInstr *)MIB)-&gt;print(dbgs()));</td></tr>
<tr><th id="993">993</th><td>  }</td></tr>
<tr><th id="994">994</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <b>if</b> (<a class="local col6 ref" href="#116MergeForward" title='MergeForward' data-ref="116MergeForward" data-ref-filename="116MergeForward">MergeForward</a>)</td></tr>
<tr><th id="997">997</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="149MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="149MOP" data-ref-filename="149MOP">MOP</dfn> : <a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE" title='llvm::phys_regs_and_masks' data-ref="_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm19phys_regs_and_masksERKNS_12MachineInstrE">phys_regs_and_masks</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>))</td></tr>
<tr><th id="998">998</th><td>      <b>if</b> (<a class="local col9 ref" href="#149MOP" title='MOP' data-ref="149MOP" data-ref-filename="149MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#149MOP" title='MOP' data-ref="149MOP" data-ref-filename="149MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="999">999</th><td>        <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt" data-ref-filename="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#149MOP" title='MOP' data-ref="149MOP" data-ref-filename="149MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <i>// Erase the old instructions.</i></td></tr>
<tr><th id="1002">1002</th><td>  <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1003">1003</th><td>  <a class="local col8 ref" href="#108Paired" title='Paired' data-ref="108Paired" data-ref-filename="108Paired">Paired</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <b>return</b> <a class="local col1 ref" href="#111NextI" title='NextI' data-ref="111NextI" data-ref-filename="111NextI">NextI</a>;</td></tr>
<tr><th id="1006">1006</th><td>}</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="1009">1009</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore(MachineBasicBlock::iterator LoadI, MachineBasicBlock::iterator StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">promoteLoadFromStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="150LoadI" title='LoadI' data-type='MachineBasicBlock::iterator' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</dfn>,</td></tr>
<tr><th id="1010">1010</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="151StoreI" title='StoreI' data-type='MachineBasicBlock::iterator' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</dfn>) {</td></tr>
<tr><th id="1011">1011</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="152NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="152NextI" data-ref-filename="152NextI">NextI</dfn> =</td></tr>
<tr><th id="1012">1012</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>, <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td>  <em>int</em> <dfn class="local col3 decl" id="153LoadSize" title='LoadSize' data-type='int' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>);</td></tr>
<tr><th id="1015">1015</th><td>  <em>int</em> <dfn class="local col4 decl" id="154StoreSize" title='StoreSize' data-type='int' data-ref="154StoreSize" data-ref-filename="154StoreSize">StoreSize</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a>);</td></tr>
<tr><th id="1016">1016</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="155LdRt" title='LdRt' data-type='llvm::Register' data-ref="155LdRt" data-ref-filename="155LdRt">LdRt</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1017">1017</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="156StMO" title='StMO' data-type='const llvm::MachineOperand &amp;' data-ref="156StMO" data-ref-filename="156StMO">StMO</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a></span>);</td></tr>
<tr><th id="1018">1018</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="157StRt" title='StRt' data-type='llvm::Register' data-ref="157StRt" data-ref-filename="157StRt">StRt</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1019">1019</th><td>  <em>bool</em> <dfn class="local col8 decl" id="158IsStoreXReg" title='IsStoreXReg' data-type='bool' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClassID" title='llvm::AArch64::GPR64RegClassID' data-ref="llvm::AArch64::GPR64RegClassID" data-ref-filename="llvm..AArch64..GPR64RegClassID">GPR64RegClassID</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157StRt" title='StRt' data-ref="157StRt" data-ref-filename="157StRt">StRt</a>);</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((IsStoreXReg ||</td></tr>
<tr><th id="1022">1022</th><td>          TRI-&gt;getRegClass(AArch64::GPR32RegClassID)-&gt;contains(StRt)) &amp;&amp;</td></tr>
<tr><th id="1023">1023</th><td>         <q>"Unexpected RegClass"</q>);</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="159BitExtMI" title='BitExtMI' data-type='llvm::MachineInstr *' data-ref="159BitExtMI" data-ref-filename="159BitExtMI">BitExtMI</dfn>;</td></tr>
<tr><th id="1026">1026</th><td>  <b>if</b> (<a class="local col3 ref" href="#153LoadSize" title='LoadSize' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</a> == <a class="local col4 ref" href="#154StoreSize" title='StoreSize' data-ref="154StoreSize" data-ref-filename="154StoreSize">StoreSize</a> &amp;&amp; (<a class="local col3 ref" href="#153LoadSize" title='LoadSize' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</a> == <var>4</var> || <a class="local col3 ref" href="#153LoadSize" title='LoadSize' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</a> == <var>8</var>)) {</td></tr>
<tr><th id="1027">1027</th><td>    <i>// Remove the load, if the destination register of the loads is the same</i></td></tr>
<tr><th id="1028">1028</th><td><i>    // register for stored value.</i></td></tr>
<tr><th id="1029">1029</th><td>    <b>if</b> (<a class="local col7 ref" href="#157StRt" title='StRt' data-ref="157StRt" data-ref-filename="157StRt">StRt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#155LdRt" title='LdRt' data-ref="155LdRt" data-ref-filename="155LdRt">LdRt</a> &amp;&amp; <a class="local col3 ref" href="#153LoadSize" title='LoadSize' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</a> == <var>8</var>) {</td></tr>
<tr><th id="1030">1030</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="160MI" data-ref-filename="160MI">MI</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="1031">1031</th><td>                                         <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>())) {</td></tr>
<tr><th id="1032">1032</th><td>        <b>if</b> (<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157StRt" title='StRt' data-ref="157StRt" data-ref-filename="157StRt">StRt</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>)) {</td></tr>
<tr><th id="1033">1033</th><td>          <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157StRt" title='StRt' data-ref="157StRt" data-ref-filename="157StRt">StRt</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1034">1034</th><td>          <b>break</b>;</td></tr>
<tr><th id="1035">1035</th><td>        }</td></tr>
<tr><th id="1036">1036</th><td>      }</td></tr>
<tr><th id="1037">1037</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Remove load instruction:\n    "</q>);</td></tr>
<tr><th id="1038">1038</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(LoadI-&gt;print(dbgs()));</td></tr>
<tr><th id="1039">1039</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1040">1040</th><td>      <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1041">1041</th><td>      <b>return</b> <a class="local col2 ref" href="#152NextI" title='NextI' data-ref="152NextI" data-ref-filename="152NextI">NextI</a>;</td></tr>
<tr><th id="1042">1042</th><td>    }</td></tr>
<tr><th id="1043">1043</th><td>    <i>// Replace the load with a mov if the load and store are in the same size.</i></td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col9 ref" href="#159BitExtMI" title='BitExtMI' data-ref="159BitExtMI" data-ref-filename="159BitExtMI">BitExtMI</a> =</td></tr>
<tr><th id="1045">1045</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>, <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1046">1046</th><td>                <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#158IsStoreXReg" title='IsStoreXReg' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#155LdRt" title='LdRt' data-ref="155LdRt" data-ref-filename="155LdRt">LdRt</a>)</td></tr>
<tr><th id="1047">1047</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#158IsStoreXReg" title='IsStoreXReg' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="1048">1048</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#156StMO" title='StMO' data-ref="156StMO" data-ref-filename="156StMO">StMO</a>)</td></tr>
<tr><th id="1049">1049</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <var>0</var>))</td></tr>
<tr><th id="1050">1050</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="1051">1051</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1052">1052</th><td>    <i>// FIXME: Currently we disable this transformation in big-endian targets as</i></td></tr>
<tr><th id="1053">1053</th><td><i>    // performance and correctness are verified only in little-endian.</i></td></tr>
<tr><th id="1054">1054</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</a>())</td></tr>
<tr><th id="1055">1055</th><td>      <b>return</b> <a class="local col2 ref" href="#152NextI" title='NextI' data-ref="152NextI" data-ref-filename="152NextI">NextI</a>;</td></tr>
<tr><th id="1056">1056</th><td>    <em>bool</em> <dfn class="local col1 decl" id="161IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="161IsUnscaled" data-ref-filename="161IsUnscaled">IsUnscaled</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a></span>);</td></tr>
<tr><th id="1057">1057</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IsUnscaled == TII-&gt;isUnscaledLdSt(*StoreI) &amp;&amp;</td></tr>
<tr><th id="1058">1058</th><td>           <q>"Unsupported ld/st match"</q>);</td></tr>
<tr><th id="1059">1059</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LoadSize &lt;= StoreSize &amp;&amp; <q>"Invalid load size"</q>);</td></tr>
<tr><th id="1060">1060</th><td>    <em>int</em> <dfn class="local col2 decl" id="162UnscaledLdOffset" title='UnscaledLdOffset' data-type='int' data-ref="162UnscaledLdOffset" data-ref-filename="162UnscaledLdOffset">UnscaledLdOffset</dfn> = <a class="local col1 ref" href="#161IsUnscaled" title='IsUnscaled' data-ref="161IsUnscaled" data-ref-filename="161IsUnscaled">IsUnscaled</a></td></tr>
<tr><th id="1061">1061</th><td>                               ? <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="1062">1062</th><td>                               : <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col3 ref" href="#153LoadSize" title='LoadSize' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</a>;</td></tr>
<tr><th id="1063">1063</th><td>    <em>int</em> <dfn class="local col3 decl" id="163UnscaledStOffset" title='UnscaledStOffset' data-type='int' data-ref="163UnscaledStOffset" data-ref-filename="163UnscaledStOffset">UnscaledStOffset</dfn> = <a class="local col1 ref" href="#161IsUnscaled" title='IsUnscaled' data-ref="161IsUnscaled" data-ref-filename="161IsUnscaled">IsUnscaled</a></td></tr>
<tr><th id="1064">1064</th><td>                               ? <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()</td></tr>
<tr><th id="1065">1065</th><td>                               : <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col4 ref" href="#154StoreSize" title='StoreSize' data-ref="154StoreSize" data-ref-filename="154StoreSize">StoreSize</a>;</td></tr>
<tr><th id="1066">1066</th><td>    <em>int</em> <dfn class="local col4 decl" id="164Width" title='Width' data-type='int' data-ref="164Width" data-ref-filename="164Width">Width</dfn> = <a class="local col3 ref" href="#153LoadSize" title='LoadSize' data-ref="153LoadSize" data-ref-filename="153LoadSize">LoadSize</a> * <var>8</var>;</td></tr>
<tr><th id="1067">1067</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="165DestReg" title='DestReg' data-type='unsigned int' data-ref="165DestReg" data-ref-filename="165DestReg">DestReg</dfn> =</td></tr>
<tr><th id="1068">1068</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#158IsStoreXReg" title='IsStoreXReg' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</a> ? <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE">(</a><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(</td></tr>
<tr><th id="1069">1069</th><td>                          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#155LdRt" title='LdRt' data-ref="155LdRt" data-ref-filename="155LdRt">LdRt</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>))</td></tr>
<tr><th id="1070">1070</th><td>                    : <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#155LdRt" title='LdRt' data-ref="155LdRt" data-ref-filename="155LdRt">LdRt</a>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((UnscaledLdOffset &gt;= UnscaledStOffset &amp;&amp;</td></tr>
<tr><th id="1073">1073</th><td>            (UnscaledLdOffset + LoadSize) &lt;= UnscaledStOffset + StoreSize) &amp;&amp;</td></tr>
<tr><th id="1074">1074</th><td>           <q>"Invalid offset"</q>);</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>    <em>int</em> <dfn class="local col6 decl" id="166Immr" title='Immr' data-type='int' data-ref="166Immr" data-ref-filename="166Immr">Immr</dfn> = <var>8</var> * (<a class="local col2 ref" href="#162UnscaledLdOffset" title='UnscaledLdOffset' data-ref="162UnscaledLdOffset" data-ref-filename="162UnscaledLdOffset">UnscaledLdOffset</a> - <a class="local col3 ref" href="#163UnscaledStOffset" title='UnscaledStOffset' data-ref="163UnscaledStOffset" data-ref-filename="163UnscaledStOffset">UnscaledStOffset</a>);</td></tr>
<tr><th id="1077">1077</th><td>    <em>int</em> <dfn class="local col7 decl" id="167Imms" title='Imms' data-type='int' data-ref="167Imms" data-ref-filename="167Imms">Imms</dfn> = <a class="local col6 ref" href="#166Immr" title='Immr' data-ref="166Immr" data-ref-filename="166Immr">Immr</a> + <a class="local col4 ref" href="#164Width" title='Width' data-ref="164Width" data-ref-filename="164Width">Width</a> - <var>1</var>;</td></tr>
<tr><th id="1078">1078</th><td>    <b>if</b> (<a class="local col2 ref" href="#162UnscaledLdOffset" title='UnscaledLdOffset' data-ref="162UnscaledLdOffset" data-ref-filename="162UnscaledLdOffset">UnscaledLdOffset</a> == <a class="local col3 ref" href="#163UnscaledStOffset" title='UnscaledStOffset' data-ref="163UnscaledStOffset" data-ref-filename="163UnscaledStOffset">UnscaledStOffset</a>) {</td></tr>
<tr><th id="1079">1079</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="168AndMaskEncoded" title='AndMaskEncoded' data-type='uint32_t' data-ref="168AndMaskEncoded" data-ref-filename="168AndMaskEncoded">AndMaskEncoded</dfn> = ((<a class="local col8 ref" href="#158IsStoreXReg" title='IsStoreXReg' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</a> ? <var>1</var> : <var>0</var>) &lt;&lt; <var>12</var>) <i>// N</i></td></tr>
<tr><th id="1080">1080</th><td>                                | ((<a class="local col6 ref" href="#166Immr" title='Immr' data-ref="166Immr" data-ref-filename="166Immr">Immr</a>) &lt;&lt; <var>6</var>)               <i>// immr</i></td></tr>
<tr><th id="1081">1081</th><td>                                | ((<a class="local col7 ref" href="#167Imms" title='Imms' data-ref="167Imms" data-ref-filename="167Imms">Imms</a>) &lt;&lt; <var>0</var>)               <i>// imms</i></td></tr>
<tr><th id="1082">1082</th><td>          ;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>      <a class="local col9 ref" href="#159BitExtMI" title='BitExtMI' data-ref="159BitExtMI" data-ref-filename="159BitExtMI">BitExtMI</a> =</td></tr>
<tr><th id="1085">1085</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>, <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1086">1086</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#158IsStoreXReg" title='IsStoreXReg' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>),</td></tr>
<tr><th id="1087">1087</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#165DestReg" title='DestReg' data-ref="165DestReg" data-ref-filename="165DestReg">DestReg</a>)</td></tr>
<tr><th id="1088">1088</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#156StMO" title='StMO' data-ref="156StMO" data-ref-filename="156StMO">StMO</a>)</td></tr>
<tr><th id="1089">1089</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#168AndMaskEncoded" title='AndMaskEncoded' data-ref="168AndMaskEncoded" data-ref-filename="168AndMaskEncoded">AndMaskEncoded</a>)</td></tr>
<tr><th id="1090">1090</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="1091">1091</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1092">1092</th><td>      <a class="local col9 ref" href="#159BitExtMI" title='BitExtMI' data-ref="159BitExtMI" data-ref-filename="159BitExtMI">BitExtMI</a> =</td></tr>
<tr><th id="1093">1093</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a>, <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1094">1094</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#158IsStoreXReg" title='IsStoreXReg' data-ref="158IsStoreXReg" data-ref-filename="158IsStoreXReg">IsStoreXReg</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>),</td></tr>
<tr><th id="1095">1095</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#165DestReg" title='DestReg' data-ref="165DestReg" data-ref-filename="165DestReg">DestReg</a>)</td></tr>
<tr><th id="1096">1096</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#156StMO" title='StMO' data-ref="156StMO" data-ref-filename="156StMO">StMO</a>)</td></tr>
<tr><th id="1097">1097</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#166Immr" title='Immr' data-ref="166Immr" data-ref-filename="166Immr">Immr</a>)</td></tr>
<tr><th id="1098">1098</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#167Imms" title='Imms' data-ref="167Imms" data-ref-filename="167Imms">Imms</a>)</td></tr>
<tr><th id="1099">1099</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="1100">1100</th><td>    }</td></tr>
<tr><th id="1101">1101</th><td>  }</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>  <i>// Clear kill flags between store and load.</i></td></tr>
<tr><th id="1104">1104</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="169MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="169MI" data-ref-filename="169MI">MI</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col1 ref" href="#151StoreI" title='StoreI' data-ref="151StoreI" data-ref-filename="151StoreI">StoreI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(),</td></tr>
<tr><th id="1105">1105</th><td>                                     <a class="local col9 ref" href="#159BitExtMI" title='BitExtMI' data-ref="159BitExtMI" data-ref-filename="159BitExtMI">BitExtMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()))</td></tr>
<tr><th id="1106">1106</th><td>    <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI" data-ref-filename="169MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157StRt" title='StRt' data-ref="157StRt" data-ref-filename="157StRt">StRt</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>)) {</td></tr>
<tr><th id="1107">1107</th><td>      <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI" data-ref-filename="169MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157StRt" title='StRt' data-ref="157StRt" data-ref-filename="157StRt">StRt</a>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1108">1108</th><td>      <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td>    }</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Promoting load by replacing :\n    "</q>);</td></tr>
<tr><th id="1112">1112</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(StoreI-&gt;print(dbgs()));</td></tr>
<tr><th id="1113">1113</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="1114">1114</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(LoadI-&gt;print(dbgs()));</td></tr>
<tr><th id="1115">1115</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  with instructions:\n    "</q>);</td></tr>
<tr><th id="1116">1116</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(StoreI-&gt;print(dbgs()));</td></tr>
<tr><th id="1117">1117</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="1118">1118</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>((BitExtMI)-&gt;print(dbgs()));</td></tr>
<tr><th id="1119">1119</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <i>// Erase the old instructions.</i></td></tr>
<tr><th id="1122">1122</th><td>  <a class="local col0 ref" href="#150LoadI" title='LoadI' data-ref="150LoadI" data-ref-filename="150LoadI">LoadI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1123">1123</th><td>  <b>return</b> <a class="local col2 ref" href="#152NextI" title='NextI' data-ref="152NextI" data-ref-filename="152NextI">NextI</a>;</td></tr>
<tr><th id="1124">1124</th><td>}</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15inBoundsForPairbii" title='inBoundsForPair' data-type='bool inBoundsForPair(bool IsUnscaled, int Offset, int OffsetStride)' data-ref="_ZL15inBoundsForPairbii" data-ref-filename="_ZL15inBoundsForPairbii">inBoundsForPair</dfn>(<em>bool</em> <dfn class="local col0 decl" id="170IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="170IsUnscaled" data-ref-filename="170IsUnscaled">IsUnscaled</dfn>, <em>int</em> <dfn class="local col1 decl" id="171Offset" title='Offset' data-type='int' data-ref="171Offset" data-ref-filename="171Offset">Offset</dfn>, <em>int</em> <dfn class="local col2 decl" id="172OffsetStride" title='OffsetStride' data-type='int' data-ref="172OffsetStride" data-ref-filename="172OffsetStride">OffsetStride</dfn>) {</td></tr>
<tr><th id="1127">1127</th><td>  <i>// Convert the byte-offset used by unscaled into an "element" offset used</i></td></tr>
<tr><th id="1128">1128</th><td><i>  // by the scaled pair load/store instructions.</i></td></tr>
<tr><th id="1129">1129</th><td>  <b>if</b> (<a class="local col0 ref" href="#170IsUnscaled" title='IsUnscaled' data-ref="170IsUnscaled" data-ref-filename="170IsUnscaled">IsUnscaled</a>) {</td></tr>
<tr><th id="1130">1130</th><td>    <i>// If the byte-offset isn't a multiple of the stride, there's no point</i></td></tr>
<tr><th id="1131">1131</th><td><i>    // trying to match it.</i></td></tr>
<tr><th id="1132">1132</th><td>    <b>if</b> (<a class="local col1 ref" href="#171Offset" title='Offset' data-ref="171Offset" data-ref-filename="171Offset">Offset</a> % <a class="local col2 ref" href="#172OffsetStride" title='OffsetStride' data-ref="172OffsetStride" data-ref-filename="172OffsetStride">OffsetStride</a>)</td></tr>
<tr><th id="1133">1133</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1134">1134</th><td>    <a class="local col1 ref" href="#171Offset" title='Offset' data-ref="171Offset" data-ref-filename="171Offset">Offset</a> /= <a class="local col2 ref" href="#172OffsetStride" title='OffsetStride' data-ref="172OffsetStride" data-ref-filename="172OffsetStride">OffsetStride</a>;</td></tr>
<tr><th id="1135">1135</th><td>  }</td></tr>
<tr><th id="1136">1136</th><td>  <b>return</b> <a class="local col1 ref" href="#171Offset" title='Offset' data-ref="171Offset" data-ref-filename="171Offset">Offset</a> &lt;= <var>63</var> &amp;&amp; <a class="local col1 ref" href="#171Offset" title='Offset' data-ref="171Offset" data-ref-filename="171Offset">Offset</a> &gt;= -<var>64</var>;</td></tr>
<tr><th id="1137">1137</th><td>}</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><i  data-doc="_ZL7alignToii">// Do alignment, specialized to power of 2 and for signed ints,</i></td></tr>
<tr><th id="1140">1140</th><td><i  data-doc="_ZL7alignToii">// avoiding having to do a C-style cast from uint_64t to int when</i></td></tr>
<tr><th id="1141">1141</th><td><i  data-doc="_ZL7alignToii">// using alignTo from include/llvm/Support/MathExtras.h.</i></td></tr>
<tr><th id="1142">1142</th><td><i  data-doc="_ZL7alignToii">// FIXME: Move this function to include/MathExtras.h?</i></td></tr>
<tr><th id="1143">1143</th><td><em>static</em> <em>int</em> <dfn class="tu decl def fn" id="_ZL7alignToii" title='alignTo' data-type='int alignTo(int Num, int PowOf2)' data-ref="_ZL7alignToii" data-ref-filename="_ZL7alignToii">alignTo</dfn>(<em>int</em> <dfn class="local col3 decl" id="173Num" title='Num' data-type='int' data-ref="173Num" data-ref-filename="173Num">Num</dfn>, <em>int</em> <dfn class="local col4 decl" id="174PowOf2" title='PowOf2' data-type='int' data-ref="174PowOf2" data-ref-filename="174PowOf2">PowOf2</dfn>) {</td></tr>
<tr><th id="1144">1144</th><td>  <b>return</b> (<a class="local col3 ref" href="#173Num" title='Num' data-ref="173Num" data-ref-filename="173Num">Num</a> + <a class="local col4 ref" href="#174PowOf2" title='PowOf2' data-ref="174PowOf2" data-ref-filename="174PowOf2">PowOf2</a> - <var>1</var>) &amp; ~(<a class="local col4 ref" href="#174PowOf2" title='PowOf2' data-ref="174PowOf2" data-ref-filename="174PowOf2">PowOf2</a> - <var>1</var>);</td></tr>
<tr><th id="1145">1145</th><td>}</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" title='mayAlias' data-type='bool mayAlias(llvm::MachineInstr &amp; MIa, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; MemInsns, llvm::AliasAnalysis * AA)' data-ref="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" data-ref-filename="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE">mayAlias</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175MIa" title='MIa' data-type='llvm::MachineInstr &amp;' data-ref="175MIa" data-ref-filename="175MIa">MIa</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>                     <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="176MemInsns" title='MemInsns' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="176MemInsns" data-ref-filename="176MemInsns">MemInsns</dfn>,</td></tr>
<tr><th id="1149">1149</th><td>                     <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis" data-ref-filename="llvm..AliasAnalysis">AliasAnalysis</a> *<dfn class="local col7 decl" id="177AA" title='AA' data-type='llvm::AliasAnalysis *' data-ref="177AA" data-ref-filename="177AA">AA</dfn>) {</td></tr>
<tr><th id="1150">1150</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="178MIb" title='MIb' data-type='llvm::MachineInstr *' data-ref="178MIb" data-ref-filename="178MIb">MIb</dfn> : <a class="local col6 ref" href="#176MemInsns" title='MemInsns' data-ref="176MemInsns" data-ref-filename="176MemInsns">MemInsns</a>)</td></tr>
<tr><th id="1151">1151</th><td>    <b>if</b> (<a class="local col5 ref" href="#175MIa" title='MIa' data-ref="175MIa" data-ref-filename="175MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" data-ref-filename="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="local col7 ref" href="#177AA" title='AA' data-ref="177AA" data-ref-filename="177AA">AA</a>, *<a class="local col8 ref" href="#178MIb" title='MIb' data-ref="178MIb" data-ref-filename="178MIb">MIb</a>, <i>/*UseTBAA*/</i> <b>false</b>))</td></tr>
<tr><th id="1152">1152</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1155">1155</th><td>}</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore(MachineBasicBlock::iterator I, unsigned int Limit, MachineBasicBlock::iterator &amp; StoreI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">findMatchingStore</dfn>(</td></tr>
<tr><th id="1158">1158</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="179I" title='I' data-type='MachineBasicBlock::iterator' data-ref="179I" data-ref-filename="179I">I</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="180Limit" title='Limit' data-type='unsigned int' data-ref="180Limit" data-ref-filename="180Limit">Limit</dfn>,</td></tr>
<tr><th id="1159">1159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="181StoreI" title='StoreI' data-type='MachineBasicBlock::iterator &amp;' data-ref="181StoreI" data-ref-filename="181StoreI">StoreI</dfn>) {</td></tr>
<tr><th id="1160">1160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="182B" title='B' data-type='MachineBasicBlock::iterator' data-ref="182B" data-ref-filename="182B">B</dfn> = <a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1161">1161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="183MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>;</td></tr>
<tr><th id="1162">1162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="184LoadMI" data-ref-filename="184LoadMI">LoadMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#179I" title='I' data-ref="179I" data-ref-filename="179I">I</a>;</td></tr>
<tr><th id="1163">1163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="185BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="185BaseReg" data-ref-filename="185BaseReg">BaseReg</dfn> = <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col4 ref" href="#184LoadMI" title='LoadMI' data-ref="184LoadMI" data-ref-filename="184LoadMI">LoadMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <i>// If the load is the first instruction in the block, there's obviously</i></td></tr>
<tr><th id="1166">1166</th><td><i>  // not any matching store.</i></td></tr>
<tr><th id="1167">1167</th><td>  <b>if</b> (<a class="local col3 ref" href="#183MBBI" title='MBBI' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182B" title='B' data-ref="182B" data-ref-filename="182B">B</a>)</td></tr>
<tr><th id="1168">1168</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1171">1171</th><td><i>  // insn and the second insn.</i></td></tr>
<tr><th id="1172">1172</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1173">1173</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="186Count" title='Count' data-type='unsigned int' data-ref="186Count" data-ref-filename="186Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="1176">1176</th><td>  <b>do</b> {</td></tr>
<tr><th id="1177">1177</th><td>    <a class="local col3 ref" href="#183MBBI" title='MBBI' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10prev_nodbgET_S0_" title='llvm::prev_nodbg' data-ref="_ZN4llvm10prev_nodbgET_S0_" data-ref-filename="_ZN4llvm10prev_nodbgET_S0_">prev_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#183MBBI" title='MBBI' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#182B" title='B' data-ref="182B" data-ref-filename="182B">B</a>);</td></tr>
<tr><th id="1178">1178</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="187MI" data-ref-filename="187MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#183MBBI" title='MBBI' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</a>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1181">1181</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1182">1182</th><td>    <b>if</b> (!<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv" data-ref-filename="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1183">1183</th><td>      ++<a class="local col6 ref" href="#186Count" title='Count' data-ref="186Count" data-ref-filename="186Count">Count</a>;</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>    <i>// If the load instruction reads directly from the address to which the</i></td></tr>
<tr><th id="1186">1186</th><td><i>    // store instruction writes and the stored value is not modified, we can</i></td></tr>
<tr><th id="1187">1187</th><td><i>    // promote the load. Since we do not handle stores with pre-/post-index,</i></td></tr>
<tr><th id="1188">1188</th><td><i>    // it's unnecessary to check if BaseReg is modified by the store itself.</i></td></tr>
<tr><th id="1189">1189</th><td><i>    // Also we can't handle stores without an immediate offset operand,</i></td></tr>
<tr><th id="1190">1190</th><td><i>    // while the operand might be the address for a global variable.</i></td></tr>
<tr><th id="1191">1191</th><td>    <b>if</b> (<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" title='isMatchingStore' data-use='c' data-ref="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_" data-ref-filename="_ZL15isMatchingStoreRN4llvm12MachineInstrES1_">isMatchingStore</a>(<span class='refarg'><a class="local col4 ref" href="#184LoadMI" title='LoadMI' data-ref="184LoadMI" data-ref-filename="184LoadMI">LoadMI</a></span>, <span class='refarg'><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a></span>) &amp;&amp;</td></tr>
<tr><th id="1192">1192</th><td>        <a class="local col5 ref" href="#185BaseReg" title='BaseReg' data-ref="185BaseReg" data-ref-filename="185BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1193">1193</th><td>        <a class="tu ref fn" href="#_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE" title='isLdOffsetInRangeOfSt' data-use='c' data-ref="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE" data-ref-filename="_ZL21isLdOffsetInRangeOfStRN4llvm12MachineInstrES1_PKNS_16AArch64InstrInfoE">isLdOffsetInRangeOfSt</a>(<span class='refarg'><a class="local col4 ref" href="#184LoadMI" title='LoadMI' data-ref="184LoadMI" data-ref-filename="184LoadMI">LoadMI</a></span>, <span class='refarg'><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>) &amp;&amp;</td></tr>
<tr><th id="1194">1194</th><td>        <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1195">1195</th><td>      <a class="local col1 ref" href="#181StoreI" title='StoreI' data-ref="181StoreI" data-ref-filename="181StoreI">StoreI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#183MBBI" title='MBBI' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</a>;</td></tr>
<tr><th id="1196">1196</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1197">1197</th><td>    }</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>    <b>if</b> (<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1200">1200</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>    <i>// Update modified / uses register units.</i></td></tr>
<tr><th id="1203">1203</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>    <i>// Otherwise, if the base register is modified, we have no match, so</i></td></tr>
<tr><th id="1206">1206</th><td><i>    // return early.</i></td></tr>
<tr><th id="1207">1207</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#185BaseReg" title='BaseReg' data-ref="185BaseReg" data-ref-filename="185BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1208">1208</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>    <i>// If we encounter a store aliased with the load, return early.</i></td></tr>
<tr><th id="1211">1211</th><td>    <b>if</b> (<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <a class="local col4 ref" href="#184LoadMI" title='LoadMI' data-ref="184LoadMI" data-ref-filename="184LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" data-ref-filename="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..AA">AA</a>, <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI" data-ref-filename="187MI">MI</a>, <i>/*UseTBAA*/</i> <b>false</b>))</td></tr>
<tr><th id="1212">1212</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1213">1213</th><td>  } <b>while</b> (<a class="local col3 ref" href="#183MBBI" title='MBBI' data-ref="183MBBI" data-ref-filename="183MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#182B" title='B' data-ref="182B" data-ref-filename="182B">B</a> &amp;&amp; <a class="local col6 ref" href="#186Count" title='Count' data-ref="186Count" data-ref-filename="186Count">Count</a> &lt; <a class="local col0 ref" href="#180Limit" title='Limit' data-ref="180Limit" data-ref-filename="180Limit">Limit</a>);</td></tr>
<tr><th id="1214">1214</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1215">1215</th><td>}</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i  data-doc="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">// Returns true if FirstMI and MI are candidates for merging or pairing.</i></td></tr>
<tr><th id="1218">1218</th><td><i  data-doc="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">// Otherwise, returns false.</i></td></tr>
<tr><th id="1219">1219</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE" title='areCandidatesToMergeOrPair' data-type='bool areCandidatesToMergeOrPair(llvm::MachineInstr &amp; FirstMI, llvm::MachineInstr &amp; MI, (anonymous namespace)::LdStPairFlags &amp; Flags, const llvm::AArch64InstrInfo * TII)' data-ref="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">areCandidatesToMergeOrPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188FirstMI" title='FirstMI' data-type='llvm::MachineInstr &amp;' data-ref="188FirstMI" data-ref-filename="188FirstMI">FirstMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="189MI" data-ref-filename="189MI">MI</dfn>,</td></tr>
<tr><th id="1220">1220</th><td>                                       <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col0 decl" id="190Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags &amp;' data-ref="190Flags" data-ref-filename="190Flags">Flags</dfn>,</td></tr>
<tr><th id="1221">1221</th><td>                                       <em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col1 decl" id="191TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="191TII" data-ref-filename="191TII">TII</dfn>) {</td></tr>
<tr><th id="1222">1222</th><td>  <i>// If this is volatile or if pairing is suppressed, not a candidate.</i></td></tr>
<tr><th id="1223">1223</th><td>  <b>if</b> (<a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col1 ref" href="#191TII" title='TII' data-ref="191TII" data-ref-filename="191TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</a>(<a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>))</td></tr>
<tr><th id="1224">1224</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <i>// We should have already checked FirstMI for pair suppression and volatility.</i></td></tr>
<tr><th id="1227">1227</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!FirstMI.hasOrderedMemoryRef() &amp;&amp;</td></tr>
<tr><th id="1228">1228</th><td>         !TII-&gt;isLdStPairSuppressed(FirstMI) &amp;&amp;</td></tr>
<tr><th id="1229">1229</th><td>         <q>"FirstMI shouldn't get here if either of these checks are true."</q>);</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192OpcA" title='OpcA' data-type='unsigned int' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</dfn> = <a class="local col8 ref" href="#188FirstMI" title='FirstMI' data-ref="188FirstMI" data-ref-filename="188FirstMI">FirstMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1232">1232</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193OpcB" title='OpcB' data-type='unsigned int' data-ref="193OpcB" data-ref-filename="193OpcB">OpcB</dfn> = <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <i>// Opcodes match: nothing more to check.</i></td></tr>
<tr><th id="1235">1235</th><td>  <b>if</b> (<a class="local col2 ref" href="#192OpcA" title='OpcA' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</a> == <a class="local col3 ref" href="#193OpcB" title='OpcB' data-ref="193OpcB" data-ref-filename="193OpcB">OpcB</a>)</td></tr>
<tr><th id="1236">1236</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>  <i>// Try to match a sign-extended load/store with a zero-extended load/store.</i></td></tr>
<tr><th id="1239">1239</th><td>  <em>bool</em> <dfn class="local col4 decl" id="194IsValidLdStrOpc" title='IsValidLdStrOpc' data-type='bool' data-ref="194IsValidLdStrOpc" data-ref-filename="194IsValidLdStrOpc">IsValidLdStrOpc</dfn>, <dfn class="local col5 decl" id="195PairIsValidLdStrOpc" title='PairIsValidLdStrOpc' data-type='bool' data-ref="195PairIsValidLdStrOpc" data-ref-filename="195PairIsValidLdStrOpc">PairIsValidLdStrOpc</dfn>;</td></tr>
<tr><th id="1240">1240</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="196NonSExtOpc" title='NonSExtOpc' data-type='unsigned int' data-ref="196NonSExtOpc" data-ref-filename="196NonSExtOpc">NonSExtOpc</dfn> = <a class="tu ref fn" href="#_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-use='c' data-ref="_ZL24getMatchingNonSExtOpcodejPb" data-ref-filename="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</a>(<a class="local col2 ref" href="#192OpcA" title='OpcA' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</a>, &amp;<a class="local col4 ref" href="#194IsValidLdStrOpc" title='IsValidLdStrOpc' data-ref="194IsValidLdStrOpc" data-ref-filename="194IsValidLdStrOpc">IsValidLdStrOpc</a>);</td></tr>
<tr><th id="1241">1241</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IsValidLdStrOpc &amp;&amp;</td></tr>
<tr><th id="1242">1242</th><td>         <q>"Given Opc should be a Load or Store with an immediate"</q>);</td></tr>
<tr><th id="1243">1243</th><td>  <i>// OpcA will be the first instruction in the pair.</i></td></tr>
<tr><th id="1244">1244</th><td>  <b>if</b> (<a class="local col6 ref" href="#196NonSExtOpc" title='NonSExtOpc' data-ref="196NonSExtOpc" data-ref-filename="196NonSExtOpc">NonSExtOpc</a> == <a class="tu ref fn" href="#_ZL24getMatchingNonSExtOpcodejPb" title='getMatchingNonSExtOpcode' data-use='c' data-ref="_ZL24getMatchingNonSExtOpcodejPb" data-ref-filename="_ZL24getMatchingNonSExtOpcodejPb">getMatchingNonSExtOpcode</a>(<a class="local col3 ref" href="#193OpcB" title='OpcB' data-ref="193OpcB" data-ref-filename="193OpcB">OpcB</a>, &amp;<a class="local col5 ref" href="#195PairIsValidLdStrOpc" title='PairIsValidLdStrOpc' data-ref="195PairIsValidLdStrOpc" data-ref-filename="195PairIsValidLdStrOpc">PairIsValidLdStrOpc</a>)) {</td></tr>
<tr><th id="1245">1245</th><td>    <a class="local col0 ref" href="#190Flags" title='Flags' data-ref="190Flags" data-ref-filename="190Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" title='(anonymous namespace)::LdStPairFlags::setSExtIdx' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi">setSExtIdx</a>(<a class="local col6 ref" href="#196NonSExtOpc" title='NonSExtOpc' data-ref="196NonSExtOpc" data-ref-filename="196NonSExtOpc">NonSExtOpc</a> == (<em>unsigned</em>)<a class="local col2 ref" href="#192OpcA" title='OpcA' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</a> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="1246">1246</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1247">1247</th><td>  }</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>  <i>// If the second instruction isn't even a mergable/pairable load/store, bail</i></td></tr>
<tr><th id="1250">1250</th><td><i>  // out.</i></td></tr>
<tr><th id="1251">1251</th><td>  <b>if</b> (!<a class="local col5 ref" href="#195PairIsValidLdStrOpc" title='PairIsValidLdStrOpc' data-ref="195PairIsValidLdStrOpc" data-ref-filename="195PairIsValidLdStrOpc">PairIsValidLdStrOpc</a>)</td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <i>// FIXME: We don't support merging narrow stores with mixed scaled/unscaled</i></td></tr>
<tr><th id="1255">1255</th><td><i>  // offsets.</i></td></tr>
<tr><th id="1256">1256</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL13isNarrowStorej" title='isNarrowStore' data-use='c' data-ref="_ZL13isNarrowStorej" data-ref-filename="_ZL13isNarrowStorej">isNarrowStore</a>(<a class="local col2 ref" href="#192OpcA" title='OpcA' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</a>) || <a class="tu ref fn" href="#_ZL13isNarrowStorej" title='isNarrowStore' data-use='c' data-ref="_ZL13isNarrowStorej" data-ref-filename="_ZL13isNarrowStorej">isNarrowStore</a>(<a class="local col3 ref" href="#193OpcB" title='OpcB' data-ref="193OpcB" data-ref-filename="193OpcB">OpcB</a>))</td></tr>
<tr><th id="1257">1257</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td>  <i>// Try to match an unscaled load/store with a scaled load/store.</i></td></tr>
<tr><th id="1260">1260</th><td>  <b>return</b> <a class="local col1 ref" href="#191TII" title='TII' data-ref="191TII" data-ref-filename="191TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col2 ref" href="#192OpcA" title='OpcA' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</a>) != <a class="local col1 ref" href="#191TII" title='TII' data-ref="191TII" data-ref-filename="191TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col3 ref" href="#193OpcB" title='OpcB' data-ref="193OpcB" data-ref-filename="193OpcB">OpcB</a>) &amp;&amp;</td></tr>
<tr><th id="1261">1261</th><td>         <a class="tu ref fn" href="#_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-use='c' data-ref="_ZL21getMatchingPairOpcodej" data-ref-filename="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</a>(<a class="local col2 ref" href="#192OpcA" title='OpcA' data-ref="192OpcA" data-ref-filename="192OpcA">OpcA</a>) == <a class="tu ref fn" href="#_ZL21getMatchingPairOpcodej" title='getMatchingPairOpcode' data-use='c' data-ref="_ZL21getMatchingPairOpcodej" data-ref-filename="_ZL21getMatchingPairOpcodej">getMatchingPairOpcode</a>(<a class="local col3 ref" href="#193OpcB" title='OpcB' data-ref="193OpcB" data-ref-filename="193OpcB">OpcB</a>);</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <i>// FIXME: Can we also match a mixed sext/zext unscaled/scaled pair?</i></td></tr>
<tr><th id="1264">1264</th><td>}</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="1267">1267</th><td><dfn class="tu decl def fn" id="_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" title='canRenameUpToDef' data-type='bool canRenameUpToDef(llvm::MachineInstr &amp; FirstMI, llvm::LiveRegUnits &amp; UsedInBetween, SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp; RequiredClasses, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">canRenameUpToDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="197FirstMI" title='FirstMI' data-type='llvm::MachineInstr &amp;' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col8 decl" id="198UsedInBetween" title='UsedInBetween' data-type='llvm::LiveRegUnits &amp;' data-ref="198UsedInBetween" data-ref-filename="198UsedInBetween">UsedInBetween</dfn>,</td></tr>
<tr><th id="1268">1268</th><td>                 <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt; &amp;<dfn class="local col9 decl" id="199RequiredClasses" title='RequiredClasses' data-type='SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;' data-ref="199RequiredClasses" data-ref-filename="199RequiredClasses">RequiredClasses</dfn>,</td></tr>
<tr><th id="1269">1269</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="200TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="200TRI" data-ref-filename="200TRI">TRI</dfn>) {</td></tr>
<tr><th id="1270">1270</th><td>  <b>if</b> (!<a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1271">1271</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// Check if we can find an unused register which we can use to rename</i></td></tr>
<tr><th id="1274">1274</th><td><i>  // the register used by the first load/store.</i></td></tr>
<tr><th id="1275">1275</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="201RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="201RegClass" data-ref-filename="201RegClass">RegClass</dfn> = <a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1276">1276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="202MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="202MF" data-ref-filename="202MF">MF</dfn> = *<a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1277">1277</th><td>  <b>if</b> (!<a class="local col1 ref" href="#201RegClass" title='RegClass' data-ref="201RegClass" data-ref-filename="201RegClass">RegClass</a> || !<a class="local col2 ref" href="#202MF" title='MF' data-ref="202MF" data-ref-filename="202MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>())</td></tr>
<tr><th id="1278">1278</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <em>auto</em> <dfn class="local col3 decl" id="203RegToRename" title='RegToRename' data-type='llvm::Register' data-ref="203RegToRename" data-ref-filename="203RegToRename">RegToRename</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1281">1281</th><td>  <i>// For now, we only rename if the store operand gets killed at the store.</i></td></tr>
<tr><th id="1282">1282</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp;</td></tr>
<tr><th id="1283">1283</th><td>      !<a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>(),</td></tr>
<tr><th id="1284">1284</th><td>              [<a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"><a class="local col3 ref" href="#203RegToRename" title='RegToRename' data-ref="203RegToRename" data-ref-filename="203RegToRename">RegToRename</a></a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="204MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="204MOP" data-ref-filename="204MOP">MOP</dfn>) {</td></tr>
<tr><th id="1285">1285</th><td>                <b>return</b> <a class="local col4 ref" href="#204MOP" title='MOP' data-ref="204MOP" data-ref-filename="204MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col4 ref" href="#204MOP" title='MOP' data-ref="204MOP" data-ref-filename="204MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#204MOP" title='MOP' data-ref="204MOP" data-ref-filename="204MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="1286">1286</th><td>                       <a class="local col4 ref" href="#204MOP" title='MOP' data-ref="204MOP" data-ref-filename="204MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <a class="local col4 ref" href="#204MOP" title='MOP' data-ref="204MOP" data-ref-filename="204MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp;</td></tr>
<tr><th id="1287">1287</th><td>                       <a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203RegToRename" title='RegToRename' data-ref="203RegToRename" data-ref-filename="203RegToRename">RegToRename</a>, <a class="local col4 ref" href="#204MOP" title='MOP' data-ref="204MOP" data-ref-filename="204MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1288">1288</th><td>              })) {</td></tr>
<tr><th id="1289">1289</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Operand not killed at "</q> &lt;&lt; FirstMI &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1290">1290</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1291">1291</th><td>  }</td></tr>
<tr><th id="1292">1292</th><td>  <em>auto</em> <dfn class="local col5 decl" id="205canRenameMOP" title='canRenameMOP' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp:1292:23)' data-ref="205canRenameMOP" data-ref-filename="205canRenameMOP">canRenameMOP</dfn> = [<a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="206MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="206MOP" data-ref-filename="206MOP">MOP</dfn>) {</td></tr>
<tr><th id="1293">1293</th><td>    <b>if</b> (<a class="local col6 ref" href="#206MOP" title='MOP' data-ref="206MOP" data-ref-filename="206MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1294">1294</th><td>      <em>auto</em> *<dfn class="local col7 decl" id="207RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="207RegClass" data-ref-filename="207RegClass">RegClass</dfn> = <a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#206MOP" title='MOP' data-ref="206MOP" data-ref-filename="206MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1295">1295</th><td>      <i>// Renaming registers with multiple disjunct sub-registers (e.g. the</i></td></tr>
<tr><th id="1296">1296</th><td><i>      // result of a LD3) means that all sub-registers are renamed, potentially</i></td></tr>
<tr><th id="1297">1297</th><td><i>      // impacting other instructions we did not check. Bail out.</i></td></tr>
<tr><th id="1298">1298</th><td><i>      // Note that this relies on the structure of the AArch64 register file. In</i></td></tr>
<tr><th id="1299">1299</th><td><i>      // particular, a subregister cannot be written without overwriting the</i></td></tr>
<tr><th id="1300">1300</th><td><i>      // whole register.</i></td></tr>
<tr><th id="1301">1301</th><td>      <b>if</b> (<a class="local col7 ref" href="#207RegClass" title='RegClass' data-ref="207RegClass" data-ref-filename="207RegClass">RegClass</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::HasDisjunctSubRegs" title='llvm::TargetRegisterClass::HasDisjunctSubRegs' data-ref="llvm::TargetRegisterClass::HasDisjunctSubRegs" data-ref-filename="llvm..TargetRegisterClass..HasDisjunctSubRegs">HasDisjunctSubRegs</a>) {</td></tr>
<tr><th id="1302">1302</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1303">1303</th><td>            dbgs()</td></tr>
<tr><th id="1304">1304</th><td>            &lt;&lt; <q>"  Cannot rename operands with multiple disjunct subregisters ("</q></td></tr>
<tr><th id="1305">1305</th><td>            &lt;&lt; MOP &lt;&lt; <q>")\n"</q>);</td></tr>
<tr><th id="1306">1306</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1307">1307</th><td>      }</td></tr>
<tr><th id="1308">1308</th><td>    }</td></tr>
<tr><th id="1309">1309</th><td>    <b>return</b> <a class="local col6 ref" href="#206MOP" title='MOP' data-ref="206MOP" data-ref-filename="206MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() ||</td></tr>
<tr><th id="1310">1310</th><td>           (<a class="local col6 ref" href="#206MOP" title='MOP' data-ref="206MOP" data-ref-filename="206MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv" data-ref-filename="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>() &amp;&amp; !<a class="local col6 ref" href="#206MOP" title='MOP' data-ref="206MOP" data-ref-filename="206MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() &amp;&amp; !<a class="local col6 ref" href="#206MOP" title='MOP' data-ref="206MOP" data-ref-filename="206MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv" data-ref-filename="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>());</td></tr>
<tr><th id="1311">1311</th><td>  };</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>  <em>bool</em> <dfn class="local col8 decl" id="208FoundDef" title='FoundDef' data-type='bool' data-ref="208FoundDef" data-ref-filename="208FoundDef">FoundDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td>  <i>// For each instruction between FirstMI and the previous def for RegToRename,</i></td></tr>
<tr><th id="1316">1316</th><td><i>  // we</i></td></tr>
<tr><th id="1317">1317</th><td><i>  // * check if we can rename RegToRename in this instruction</i></td></tr>
<tr><th id="1318">1318</th><td><i>  // * collect the registers used and required register classes for RegToRename.</i></td></tr>
<tr><th id="1319">1319</th><td>  <span class="namespace">std::</span><span class='type' title='std::function' data-ref="std::function" data-ref-filename="std..function">function</span>&lt;<em>bool</em>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;, <em>bool</em>)&gt; <dfn class="local col9 decl" id="209CheckMIs" title='CheckMIs' data-type='std::function&lt;bool (MachineInstr &amp;, bool)&gt;' data-ref="209CheckMIs" data-ref-filename="209CheckMIs">CheckMIs</dfn> = <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="210MI" data-ref-filename="210MI">MI</dfn>,</td></tr>
<tr><th id="1320">1320</th><td>                                                           <em>bool</em> <dfn class="local col1 decl" id="211IsDef" title='IsDef' data-type='bool' data-ref="211IsDef" data-ref-filename="211IsDef">IsDef</dfn>) {</td></tr>
<tr><th id="1321">1321</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Checking "</q> &lt;&lt; MI &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1322">1322</th><td>    <i>// Currently we do not try to rename across frame-setup instructions.</i></td></tr>
<tr><th id="1323">1323</th><td>    <b>if</b> (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FrameSetup" title='llvm::MachineInstr::FrameSetup' data-ref="llvm::MachineInstr::FrameSetup" data-ref-filename="llvm..MachineInstr..FrameSetup">FrameSetup</a>)) {</td></tr>
<tr><th id="1324">1324</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Cannot rename framesetup instructions currently ("</q></td></tr>
<tr><th id="1325">1325</th><td>                        &lt;&lt; MI &lt;&lt; <q>")\n"</q>);</td></tr>
<tr><th id="1326">1326</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1327">1327</th><td>    }</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>    <a class="local col8 ref" href="#198UsedInBetween" title='UsedInBetween' data-ref="198UsedInBetween" data-ref-filename="198UsedInBetween">UsedInBetween</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>);</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>    <i>// For a definition, check that we can rename the definition and exit the</i></td></tr>
<tr><th id="1332">1332</th><td><i>    // loop.</i></td></tr>
<tr><th id="1333">1333</th><td>    <a class="local col8 ref" href="#208FoundDef" title='FoundDef' data-ref="208FoundDef" data-ref-filename="208FoundDef">FoundDef</a> = <a class="local col1 ref" href="#211IsDef" title='IsDef' data-ref="211IsDef" data-ref-filename="211IsDef">IsDef</a>;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>    <i>// For defs, check if we can rename the first def of RegToRename.</i></td></tr>
<tr><th id="1336">1336</th><td>    <b>if</b> (<a class="local col8 ref" href="#208FoundDef" title='FoundDef' data-ref="208FoundDef" data-ref-filename="208FoundDef">FoundDef</a>) {</td></tr>
<tr><th id="1337">1337</th><td>      <i>// For some pseudo instructions, we might not generate code in the end</i></td></tr>
<tr><th id="1338">1338</th><td><i>      // (e.g. KILL) and we would end up without a correct def for the rename</i></td></tr>
<tr><th id="1339">1339</th><td><i>      // register.</i></td></tr>
<tr><th id="1340">1340</th><td><i>      // TODO: This might be overly conservative and we could handle those cases</i></td></tr>
<tr><th id="1341">1341</th><td><i>      // in multiple ways:</i></td></tr>
<tr><th id="1342">1342</th><td><i>      //       1. Insert an extra copy, to materialize the def.</i></td></tr>
<tr><th id="1343">1343</th><td><i>      //       2. Skip pseudo-defs until we find an non-pseudo def.</i></td></tr>
<tr><th id="1344">1344</th><td>      <b>if</b> (<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>()) {</td></tr>
<tr><th id="1345">1345</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Cannot rename pseudo instruction "</q> &lt;&lt; MI</td></tr>
<tr><th id="1346">1346</th><td>                          &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1347">1347</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1348">1348</th><td>      }</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="212MOP" title='MOP' data-type='llvm::MachineOperand &amp;' data-ref="212MOP" data-ref-filename="212MOP">MOP</dfn> : <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1351">1351</th><td>        <b>if</b> (!<a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() || !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() ||</td></tr>
<tr><th id="1352">1352</th><td>            !<a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203RegToRename" title='RegToRename' data-ref="203RegToRename" data-ref-filename="203RegToRename">RegToRename</a>))</td></tr>
<tr><th id="1353">1353</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1354">1354</th><td>        <b>if</b> (!<a class="local col5 ref" href="#205canRenameMOP" title='canRenameMOP' data-ref="205canRenameMOP" data-ref-filename="205canRenameMOP">canRenameMOP</a><a class="tu ref fn" href="#_ZZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_1clE2932531" title='canRenameUpToDef(llvm::MachineInstr &amp;, llvm::LiveRegUnits &amp;, SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;, const llvm::TargetRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_1clE2932531" data-ref-filename="_ZZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_1clE2932531">(<a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>)</a>) {</td></tr>
<tr><th id="1355">1355</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="1356">1356</th><td>                     &lt;&lt; <q>"  Cannot rename "</q> &lt;&lt; MOP &lt;&lt; <q>" in "</q> &lt;&lt; MI &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1357">1357</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1358">1358</th><td>        }</td></tr>
<tr><th id="1359">1359</th><td>        <a class="local col9 ref" href="#199RequiredClasses" title='RequiredClasses' data-ref="199RequiredClasses" data-ref-filename="199RequiredClasses">RequiredClasses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#212MOP" title='MOP' data-ref="212MOP" data-ref-filename="212MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="1360">1360</th><td>      }</td></tr>
<tr><th id="1361">1361</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1362">1362</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1363">1363</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="213MOP" title='MOP' data-type='llvm::MachineOperand &amp;' data-ref="213MOP" data-ref-filename="213MOP">MOP</dfn> : <a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI" data-ref-filename="210MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1364">1364</th><td>        <b>if</b> (!<a class="local col3 ref" href="#213MOP" title='MOP' data-ref="213MOP" data-ref-filename="213MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#213MOP" title='MOP' data-ref="213MOP" data-ref-filename="213MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv" data-ref-filename="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() || !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#213MOP" title='MOP' data-ref="213MOP" data-ref-filename="213MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() ||</td></tr>
<tr><th id="1365">1365</th><td>            !<a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col3 ref" href="#213MOP" title='MOP' data-ref="213MOP" data-ref-filename="213MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#203RegToRename" title='RegToRename' data-ref="203RegToRename" data-ref-filename="203RegToRename">RegToRename</a>))</td></tr>
<tr><th id="1366">1366</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td>        <b>if</b> (!<a class="local col5 ref" href="#205canRenameMOP" title='canRenameMOP' data-ref="205canRenameMOP" data-ref-filename="205canRenameMOP">canRenameMOP</a><a class="tu ref fn" href="#_ZZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_1clE2932531" title='canRenameUpToDef(llvm::MachineInstr &amp;, llvm::LiveRegUnits &amp;, SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;, const llvm::TargetRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_1clE2932531" data-ref-filename="_ZZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_1clE2932531">(<a class="local col3 ref" href="#213MOP" title='MOP' data-ref="213MOP" data-ref-filename="213MOP">MOP</a>)</a>) {</td></tr>
<tr><th id="1369">1369</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="1370">1370</th><td>                     &lt;&lt; <q>"  Cannot rename "</q> &lt;&lt; MOP &lt;&lt; <q>" in "</q> &lt;&lt; MI &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1371">1371</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1372">1372</th><td>        }</td></tr>
<tr><th id="1373">1373</th><td>        <a class="local col9 ref" href="#199RequiredClasses" title='RequiredClasses' data-ref="199RequiredClasses" data-ref-filename="199RequiredClasses">RequiredClasses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#213MOP" title='MOP' data-ref="213MOP" data-ref-filename="213MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="1374">1374</th><td>      }</td></tr>
<tr><th id="1375">1375</th><td>    }</td></tr>
<tr><th id="1376">1376</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1377">1377</th><td>  };</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE" title='forAllMIsUntilDef' data-use='c' data-ref="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE" data-ref-filename="_ZL17forAllMIsUntilDefRN4llvm12MachineInstrEtPKNS_18TargetRegisterInfoEjRSt8functionIFbS1_bEE">forAllMIsUntilDef</a>(<span class='refarg'><a class="local col7 ref" href="#197FirstMI" title='FirstMI' data-ref="197FirstMI" data-ref-filename="197FirstMI">FirstMI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#203RegToRename" title='RegToRename' data-ref="203RegToRename" data-ref-filename="203RegToRename">RegToRename</a>, <a class="local col0 ref" href="#200TRI" title='TRI' data-ref="200TRI" data-ref-filename="200TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit" data-ref-filename="LdStLimit">LdStLimit</a>, <span class='refarg'><a class="local col9 ref" href="#209CheckMIs" title='CheckMIs' data-ref="209CheckMIs" data-ref-filename="209CheckMIs">CheckMIs</a></span>))</td></tr>
<tr><th id="1380">1380</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td>  <b>if</b> (!<a class="local col8 ref" href="#208FoundDef" title='FoundDef' data-ref="208FoundDef" data-ref-filename="208FoundDef">FoundDef</a>) {</td></tr>
<tr><th id="1383">1383</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Did not find definition for register in BB\n"</q>);</td></tr>
<tr><th id="1384">1384</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1385">1385</th><td>  }</td></tr>
<tr><th id="1386">1386</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1387">1387</th><td>}</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td><i  data-doc="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">// Check if we can find a physical register for renaming. This register must:</i></td></tr>
<tr><th id="1390">1390</th><td><i  data-doc="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">// * not be defined up to FirstMI (checking DefinedInBB)</i></td></tr>
<tr><th id="1391">1391</th><td><i  data-doc="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">// * not used between the MI and the defining instruction of the register to</i></td></tr>
<tr><th id="1392">1392</th><td><i  data-doc="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">//   rename (checked using UsedInBetween).</i></td></tr>
<tr><th id="1393">1393</th><td><i  data-doc="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">// * is available in all used register classes (checked using RequiredClasses).</i></td></tr>
<tr><th id="1394">1394</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="tu decl def fn" id="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" title='tryToFindRegisterToRename' data-type='Optional&lt;llvm::MCPhysReg&gt; tryToFindRegisterToRename(llvm::MachineInstr &amp; FirstMI, llvm::MachineInstr &amp; MI, llvm::LiveRegUnits &amp; DefinedInBB, llvm::LiveRegUnits &amp; UsedInBetween, SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp; RequiredClasses, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">tryToFindRegisterToRename</dfn>(</td></tr>
<tr><th id="1395">1395</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214FirstMI" title='FirstMI' data-type='llvm::MachineInstr &amp;' data-ref="214FirstMI" data-ref-filename="214FirstMI">FirstMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="215MI" data-ref-filename="215MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col6 decl" id="216DefinedInBB" title='DefinedInBB' data-type='llvm::LiveRegUnits &amp;' data-ref="216DefinedInBB" data-ref-filename="216DefinedInBB">DefinedInBB</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col7 decl" id="217UsedInBetween" title='UsedInBetween' data-type='llvm::LiveRegUnits &amp;' data-ref="217UsedInBetween" data-ref-filename="217UsedInBetween">UsedInBetween</dfn>,</td></tr>
<tr><th id="1397">1397</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *&gt; &amp;<dfn class="local col8 decl" id="218RequiredClasses" title='RequiredClasses' data-type='SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;' data-ref="218RequiredClasses" data-ref-filename="218RequiredClasses">RequiredClasses</dfn>,</td></tr>
<tr><th id="1398">1398</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="219TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="219TRI" data-ref-filename="219TRI">TRI</dfn>) {</td></tr>
<tr><th id="1399">1399</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="220MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="220MF" data-ref-filename="220MF">MF</dfn> = *<a class="local col4 ref" href="#214FirstMI" title='FirstMI' data-ref="214FirstMI" data-ref-filename="214FirstMI">FirstMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1400">1400</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="221RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="221RegInfo" data-ref-filename="221RegInfo">RegInfo</dfn> = <a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF" data-ref-filename="220MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>  <i>// Checks if any sub- or super-register of PR is callee saved.</i></td></tr>
<tr><th id="1403">1403</th><td>  <em>auto</em> <dfn class="local col2 decl" id="222AnySubOrSuperRegCalleePreserved" title='AnySubOrSuperRegCalleePreserved' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp:1403:42)' data-ref="222AnySubOrSuperRegCalleePreserved" data-ref-filename="222AnySubOrSuperRegCalleePreserved">AnySubOrSuperRegCalleePreserved</dfn> = [&amp;<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF" data-ref-filename="220MF">MF</a>, <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="223PR" title='PR' data-type='llvm::MCPhysReg' data-ref="223PR" data-ref-filename="223PR">PR</dfn>) {</td></tr>
<tr><th id="1404">1404</th><td>    <b>return</b> <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::sub_and_superregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE">sub_and_superregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#223PR" title='PR' data-ref="223PR" data-ref-filename="223PR">PR</a>),</td></tr>
<tr><th id="1405">1405</th><td>                  [&amp;<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF" data-ref-filename="220MF">MF</a>, <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="224SubOrSuper" title='SubOrSuper' data-type='llvm::MCPhysReg' data-ref="224SubOrSuper" data-ref-filename="224SubOrSuper">SubOrSuper</dfn>) {</td></tr>
<tr><th id="1406">1406</th><td>                    <b>return</b> <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20isCalleeSavedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCalleeSavedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo20isCalleeSavedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo20isCalleeSavedPhysRegENS_10MCRegisterERKNS_15MachineFunctionE">isCalleeSavedPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#224SubOrSuper" title='SubOrSuper' data-ref="224SubOrSuper" data-ref-filename="224SubOrSuper">SubOrSuper</a>, <a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF" data-ref-filename="220MF">MF</a>);</td></tr>
<tr><th id="1407">1407</th><td>                  });</td></tr>
<tr><th id="1408">1408</th><td>  };</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>  <i>// Check if PR or one of its sub- or super-registers can be used for all</i></td></tr>
<tr><th id="1411">1411</th><td><i>  // required register classes.</i></td></tr>
<tr><th id="1412">1412</th><td>  <em>auto</em> <dfn class="local col5 decl" id="225CanBeUsedForAllClasses" title='CanBeUsedForAllClasses' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp:1412:33)' data-ref="225CanBeUsedForAllClasses" data-ref-filename="225CanBeUsedForAllClasses">CanBeUsedForAllClasses</dfn> = [&amp;<a class="local col8 ref" href="#218RequiredClasses" title='RequiredClasses' data-ref="218RequiredClasses" data-ref-filename="218RequiredClasses">RequiredClasses</a>, <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="226PR" title='PR' data-type='llvm::MCPhysReg' data-ref="226PR" data-ref-filename="226PR">PR</dfn>) {</td></tr>
<tr><th id="1413">1413</th><td>    <b>return</b> <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-use='c' data-ref="_ZN4llvm6all_ofEOT_T0_" data-ref-filename="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<span class='refarg'><a class="local col8 ref" href="#218RequiredClasses" title='RequiredClasses' data-ref="218RequiredClasses" data-ref-filename="218RequiredClasses">RequiredClasses</a></span>, [<a class="local col6 ref" href="#226PR" title='PR' data-ref="226PR" data-ref-filename="226PR">PR</a>, <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="227C" title='C' data-type='const llvm::TargetRegisterClass *' data-ref="227C" data-ref-filename="227C">C</dfn>) {</td></tr>
<tr><th id="1414">1414</th><td>      <b>return</b> <a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE" title='llvm::MCRegisterInfo::sub_and_superregs_inclusive' data-ref="_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo27sub_and_superregs_inclusiveENS_10MCRegisterE">sub_and_superregs_inclusive</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col6 ref" href="#226PR" title='PR' data-ref="226PR" data-ref-filename="226PR">PR</a>),</td></tr>
<tr><th id="1415">1415</th><td>                    [<a class="local col7 ref" href="#227C" title='C' data-ref="227C" data-ref-filename="227C">C</a>, <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>](<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="228SubOrSuper" title='SubOrSuper' data-type='llvm::MCPhysReg' data-ref="228SubOrSuper" data-ref-filename="228SubOrSuper">SubOrSuper</dfn>) {</td></tr>
<tr><th id="1416">1416</th><td>                      <b>return</b> <a class="local col7 ref" href="#227C" title='C' data-ref="227C" data-ref-filename="227C">C</a> == <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#228SubOrSuper" title='SubOrSuper' data-ref="228SubOrSuper" data-ref-filename="228SubOrSuper">SubOrSuper</a>);</td></tr>
<tr><th id="1417">1417</th><td>                    });</td></tr>
<tr><th id="1418">1418</th><td>    });</td></tr>
<tr><th id="1419">1419</th><td>  };</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="229RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="229RegClass" data-ref-filename="229RegClass">RegClass</dfn> = <a class="local col9 ref" href="#219TRI" title='TRI' data-ref="219TRI" data-ref-filename="219TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassENS_10MCRegisterENS_3MVTE">getMinimalPhysRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col4 ref" href="#214FirstMI" title='FirstMI' data-ref="214FirstMI" data-ref-filename="214FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1422">1422</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> &amp;<dfn class="local col0 decl" id="230PR" title='PR' data-type='const llvm::MCPhysReg &amp;' data-ref="230PR" data-ref-filename="230PR">PR</dfn> : *<a class="local col9 ref" href="#229RegClass" title='RegClass' data-ref="229RegClass" data-ref-filename="229RegClass">RegClass</a>) {</td></tr>
<tr><th id="1423">1423</th><td>    <b>if</b> (<a class="local col6 ref" href="#216DefinedInBB" title='DefinedInBB' data-ref="216DefinedInBB" data-ref-filename="216DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>) &amp;&amp; <a class="local col7 ref" href="#217UsedInBetween" title='UsedInBetween' data-ref="217UsedInBetween" data-ref-filename="217UsedInBetween">UsedInBetween</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>) &amp;&amp;</td></tr>
<tr><th id="1424">1424</th><td>        !<a class="local col1 ref" href="#221RegInfo" title='RegInfo' data-ref="221RegInfo" data-ref-filename="221RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10isReservedENS_10MCRegisterE">isReserved</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>) &amp;&amp; !<a class="local col2 ref" href="#222AnySubOrSuperRegCalleePreserved" title='AnySubOrSuperRegCalleePreserved' data-ref="222AnySubOrSuperRegCalleePreserved" data-ref-filename="222AnySubOrSuperRegCalleePreserved">AnySubOrSuperRegCalleePreserved</a><a class="tu ref fn" href="#_ZZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_2clEt" title='tryToFindRegisterToRename(llvm::MachineInstr &amp;, llvm::MachineInstr &amp;, llvm::LiveRegUnits &amp;, llvm::LiveRegUnits &amp;, SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;, const llvm::TargetRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_2clEt" data-ref-filename="_ZZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_2clEt">(<a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>)</a> &amp;&amp;</td></tr>
<tr><th id="1425">1425</th><td>        <a class="local col5 ref" href="#225CanBeUsedForAllClasses" title='CanBeUsedForAllClasses' data-ref="225CanBeUsedForAllClasses" data-ref-filename="225CanBeUsedForAllClasses">CanBeUsedForAllClasses</a><a class="tu ref fn" href="#_ZZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_3clEt" title='tryToFindRegisterToRename(llvm::MachineInstr &amp;, llvm::MachineInstr &amp;, llvm::LiveRegUnits &amp;, llvm::LiveRegUnits &amp;, SmallPtrSetImpl&lt;const llvm::TargetRegisterClass *&gt; &amp;, const llvm::TargetRegisterInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_3clEt" data-ref-filename="_ZZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoEENK3$_3clEt">(<a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>)</a>) {</td></tr>
<tr><th id="1426">1426</th><td>      <a class="local col6 ref" href="#216DefinedInBB" title='DefinedInBB' data-ref="216DefinedInBB" data-ref-filename="216DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits6addRegEt" title='llvm::LiveRegUnits::addReg' data-ref="_ZN4llvm12LiveRegUnits6addRegEt" data-ref-filename="_ZN4llvm12LiveRegUnits6addRegEt">addReg</a>(<a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>);</td></tr>
<tr><th id="1427">1427</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Found rename register "</q> &lt;&lt; printReg(PR, TRI)</td></tr>
<tr><th id="1428">1428</th><td>                        &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1429">1429</th><td>      <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_">{</a><a class="local col0 ref" href="#230PR" title='PR' data-ref="230PR" data-ref-filename="230PR">PR</a>};</td></tr>
<tr><th id="1430">1430</th><td>    }</td></tr>
<tr><th id="1431">1431</th><td>  }</td></tr>
<tr><th id="1432">1432</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"No rename register found from "</q></td></tr>
<tr><th id="1433">1433</th><td>                    &lt;&lt; TRI-&gt;getRegClassName(RegClass) &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1434">1434</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1435">1435</th><td>}</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">/// Scan the instructions looking for a load/store that can be combined with the</i></td></tr>
<tr><th id="1438">1438</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">/// current instruction into a wider equivalent or a load/store pair.</i></td></tr>
<tr><th id="1439">1439</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="1440">1440</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn(MachineBasicBlock::iterator I, (anonymous namespace)::LdStPairFlags &amp; Flags, unsigned int Limit, bool FindNarrowMerge)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="231I" title='I' data-type='MachineBasicBlock::iterator' data-ref="231I" data-ref-filename="231I">I</dfn>,</td></tr>
<tr><th id="1441">1441</th><td>                                      <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> &amp;<dfn class="local col2 decl" id="232Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags &amp;' data-ref="232Flags" data-ref-filename="232Flags">Flags</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="233Limit" title='Limit' data-type='unsigned int' data-ref="233Limit" data-ref-filename="233Limit">Limit</dfn>,</td></tr>
<tr><th id="1442">1442</th><td>                                      <em>bool</em> <dfn class="local col4 decl" id="234FindNarrowMerge" title='FindNarrowMerge' data-type='bool' data-ref="234FindNarrowMerge" data-ref-filename="234FindNarrowMerge">FindNarrowMerge</dfn>) {</td></tr>
<tr><th id="1443">1443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="235E" title='E' data-type='MachineBasicBlock::iterator' data-ref="235E" data-ref-filename="235E">E</dfn> = <a class="local col1 ref" href="#231I" title='I' data-ref="231I" data-ref-filename="231I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1444">1444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="236MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#231I" title='I' data-ref="231I" data-ref-filename="231I">I</a>;</td></tr>
<tr><th id="1445">1445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col7 decl" id="237MBBIWithRenameReg" title='MBBIWithRenameReg' data-type='MachineBasicBlock::iterator' data-ref="237MBBIWithRenameReg" data-ref-filename="237MBBIWithRenameReg">MBBIWithRenameReg</dfn>;</td></tr>
<tr><th id="1446">1446</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238FirstMI" title='FirstMI' data-type='llvm::MachineInstr &amp;' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#231I" title='I' data-ref="231I" data-ref-filename="231I">I</a>;</td></tr>
<tr><th id="1447">1447</th><td>  <a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a>);</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <em>bool</em> <dfn class="local col9 decl" id="239MayLoad" title='MayLoad' data-type='bool' data-ref="239MayLoad" data-ref-filename="239MayLoad">MayLoad</dfn> = <a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="1450">1450</th><td>  <em>bool</em> <dfn class="local col0 decl" id="240IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="240IsUnscaled" data-ref-filename="240IsUnscaled">IsUnscaled</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>);</td></tr>
<tr><th id="1451">1451</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="241Reg" title='Reg' data-type='llvm::Register' data-ref="241Reg" data-ref-filename="241Reg">Reg</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1452">1452</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="242BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="242BaseReg" data-ref-filename="242BaseReg">BaseReg</dfn> = <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1453">1453</th><td>  <em>int</em> <dfn class="local col3 decl" id="243Offset" title='Offset' data-type='int' data-ref="243Offset" data-ref-filename="243Offset">Offset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1454">1454</th><td>  <em>int</em> <dfn class="local col4 decl" id="244OffsetStride" title='OffsetStride' data-type='int' data-ref="244OffsetStride" data-ref-filename="244OffsetStride">OffsetStride</dfn> = <a class="local col0 ref" href="#240IsUnscaled" title='IsUnscaled' data-ref="240IsUnscaled" data-ref-filename="240IsUnscaled">IsUnscaled</a> ? <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a>) : <var>1</var>;</td></tr>
<tr><th id="1455">1455</th><td>  <em>bool</em> <dfn class="local col5 decl" id="245IsPromotableZeroStore" title='IsPromotableZeroStore' data-type='bool' data-ref="245IsPromotableZeroStore" data-ref-filename="245IsPromotableZeroStore">IsPromotableZeroStore</dfn> = <a class="tu ref fn" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" data-ref-filename="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>);</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt; <dfn class="local col6 decl" id="246MaybeCanRename" title='MaybeCanRename' data-type='Optional&lt;bool&gt;' data-ref="246MaybeCanRename" data-ref-filename="246MaybeCanRename">MaybeCanRename</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="1458">1458</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRenaming" title='EnableRenaming' data-use='m' data-ref="EnableRenaming" data-ref-filename="EnableRenaming">EnableRenaming</a>)</td></tr>
<tr><th id="1459">1459</th><td>    <a class="local col6 ref" href="#246MaybeCanRename" title='MaybeCanRename' data-ref="246MaybeCanRename" data-ref-filename="246MaybeCanRename">MaybeCanRename</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> {<b>false</b>};</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *, <var>5</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev" data-ref-filename="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col7 decl" id="247RequiredClasses" title='RequiredClasses' data-type='SmallPtrSet&lt;const llvm::TargetRegisterClass *, 5&gt;' data-ref="247RequiredClasses" data-ref-filename="247RequiredClasses">RequiredClasses</dfn>;</td></tr>
<tr><th id="1462">1462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1Ev" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1Ev" data-ref-filename="_ZN4llvm12LiveRegUnitsC1Ev"></a><dfn class="local col8 decl" id="248UsedInBetween" title='UsedInBetween' data-type='llvm::LiveRegUnits' data-ref="248UsedInBetween" data-ref-filename="248UsedInBetween">UsedInBetween</dfn>;</td></tr>
<tr><th id="1463">1463</th><td>  <a class="local col8 ref" href="#248UsedInBetween" title='UsedInBetween' data-ref="248UsedInBetween" data-ref-filename="248UsedInBetween">UsedInBetween</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>  <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" title='(anonymous namespace)::LdStPairFlags::clearRenameReg' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv">clearRenameReg</a>();</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1468">1468</th><td><i>  // insn (inclusive) and the second insn.</i></td></tr>
<tr><th id="1469">1469</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1470">1470</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>  <i>// Remember any instructions that read/write memory between FirstMI and MI.</i></td></tr>
<tr><th id="1473">1473</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="249MemInsns" title='MemInsns' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</dfn>;</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="250Count" title='Count' data-type='unsigned int' data-ref="250Count" data-ref-filename="250Count">Count</dfn> = <var>0</var>; <a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a> &amp;&amp; <a class="local col0 ref" href="#250Count" title='Count' data-ref="250Count" data-ref-filename="250Count">Count</a> &lt; <a class="local col3 ref" href="#233Limit" title='Limit' data-ref="233Limit" data-ref-filename="233Limit">Limit</a>;</td></tr>
<tr><th id="1476">1476</th><td>       <a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a>)) {</td></tr>
<tr><th id="1477">1477</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="251MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="251MI" data-ref-filename="251MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a>;</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>    <a class="local col8 ref" href="#248UsedInBetween" title='UsedInBetween' data-ref="248UsedInBetween" data-ref-filename="248UsedInBetween">UsedInBetween</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" title='llvm::LiveRegUnits::accumulate' data-ref="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE">accumulate</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1482">1482</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1483">1483</th><td>    <b>if</b> (!<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv" data-ref-filename="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1484">1484</th><td>      ++<a class="local col0 ref" href="#250Count" title='Count' data-ref="250Count" data-ref-filename="250Count">Count</a>;</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>    <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" title='(anonymous namespace)::LdStPairFlags::setSExtIdx' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags10setSExtIdxEi">setSExtIdx</a>(-<var>1</var>);</td></tr>
<tr><th id="1487">1487</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE" title='areCandidatesToMergeOrPair' data-use='c' data-ref="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE" data-ref-filename="_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE">areCandidatesToMergeOrPair</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>) &amp;&amp;</td></tr>
<tr><th id="1488">1488</th><td>        <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1489">1489</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.mayLoadOrStore() &amp;&amp; <q>"Expected memory operation."</q>);</td></tr>
<tr><th id="1490">1490</th><td>      <i>// If we've found another instruction with the same opcode, check to see</i></td></tr>
<tr><th id="1491">1491</th><td><i>      // if the base and offset are compatible with our starting instruction.</i></td></tr>
<tr><th id="1492">1492</th><td><i>      // These instructions all have scaled immediate operands, so we just</i></td></tr>
<tr><th id="1493">1493</th><td><i>      // check for +1/-1. Make sure to check the new instruction offset is</i></td></tr>
<tr><th id="1494">1494</th><td><i>      // actually an immediate and not a symbolic reference destined for</i></td></tr>
<tr><th id="1495">1495</th><td><i>      // a relocation.</i></td></tr>
<tr><th id="1496">1496</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252MIBaseReg" title='MIBaseReg' data-type='llvm::Register' data-ref="252MIBaseReg" data-ref-filename="252MIBaseReg">MIBaseReg</dfn> = <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1497">1497</th><td>      <em>int</em> <dfn class="local col3 decl" id="253MIOffset" title='MIOffset' data-type='int' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1498">1498</th><td>      <em>bool</em> <dfn class="local col4 decl" id="254MIIsUnscaled" title='MIIsUnscaled' data-type='bool' data-ref="254MIIsUnscaled" data-ref-filename="254MIIsUnscaled">MIIsUnscaled</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>);</td></tr>
<tr><th id="1499">1499</th><td>      <b>if</b> (<a class="local col0 ref" href="#240IsUnscaled" title='IsUnscaled' data-ref="240IsUnscaled" data-ref-filename="240IsUnscaled">IsUnscaled</a> != <a class="local col4 ref" href="#254MIIsUnscaled" title='MIIsUnscaled' data-ref="254MIIsUnscaled" data-ref-filename="254MIIsUnscaled">MIIsUnscaled</a>) {</td></tr>
<tr><th id="1500">1500</th><td>        <i>// We're trying to pair instructions that differ in how they are scaled.</i></td></tr>
<tr><th id="1501">1501</th><td><i>        // If FirstMI is scaled then scale the offset of MI accordingly.</i></td></tr>
<tr><th id="1502">1502</th><td><i>        // Otherwise, do the opposite (i.e., make MI's offset unscaled).</i></td></tr>
<tr><th id="1503">1503</th><td>        <em>int</em> <dfn class="local col5 decl" id="255MemSize" title='MemSize' data-type='int' data-ref="255MemSize" data-ref-filename="255MemSize">MemSize</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1504">1504</th><td>        <b>if</b> (<a class="local col4 ref" href="#254MIIsUnscaled" title='MIIsUnscaled' data-ref="254MIIsUnscaled" data-ref-filename="254MIIsUnscaled">MIIsUnscaled</a>) {</td></tr>
<tr><th id="1505">1505</th><td>          <i>// If the unscaled offset isn't a multiple of the MemSize, we can't</i></td></tr>
<tr><th id="1506">1506</th><td><i>          // pair the operations together: bail and keep looking.</i></td></tr>
<tr><th id="1507">1507</th><td>          <b>if</b> (<a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a> % <a class="local col5 ref" href="#255MemSize" title='MemSize' data-ref="255MemSize" data-ref-filename="255MemSize">MemSize</a>) {</td></tr>
<tr><th id="1508">1508</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1509">1509</th><td>                                              <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1510">1510</th><td>            <a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1511">1511</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1512">1512</th><td>          }</td></tr>
<tr><th id="1513">1513</th><td>          <a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a> /= <a class="local col5 ref" href="#255MemSize" title='MemSize' data-ref="255MemSize" data-ref-filename="255MemSize">MemSize</a>;</td></tr>
<tr><th id="1514">1514</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1515">1515</th><td>          <a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a> *= <a class="local col5 ref" href="#255MemSize" title='MemSize' data-ref="255MemSize" data-ref-filename="255MemSize">MemSize</a>;</td></tr>
<tr><th id="1516">1516</th><td>        }</td></tr>
<tr><th id="1517">1517</th><td>      }</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td>      <b>if</b> (<a class="local col2 ref" href="#242BaseReg" title='BaseReg' data-ref="242BaseReg" data-ref-filename="242BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#252MIBaseReg" title='MIBaseReg' data-ref="252MIBaseReg" data-ref-filename="252MIBaseReg">MIBaseReg</a> &amp;&amp; ((<a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset" data-ref-filename="243Offset">Offset</a> == <a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a> + <a class="local col4 ref" href="#244OffsetStride" title='OffsetStride' data-ref="244OffsetStride" data-ref-filename="244OffsetStride">OffsetStride</a>) ||</td></tr>
<tr><th id="1520">1520</th><td>                                   (<a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset" data-ref-filename="243Offset">Offset</a> + <a class="local col4 ref" href="#244OffsetStride" title='OffsetStride' data-ref="244OffsetStride" data-ref-filename="244OffsetStride">OffsetStride</a> == <a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a>))) {</td></tr>
<tr><th id="1521">1521</th><td>        <em>int</em> <dfn class="local col6 decl" id="256MinOffset" title='MinOffset' data-type='int' data-ref="256MinOffset" data-ref-filename="256MinOffset">MinOffset</dfn> = <a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset" data-ref-filename="243Offset">Offset</a> &lt; <a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a> ? <a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset" data-ref-filename="243Offset">Offset</a> : <a class="local col3 ref" href="#253MIOffset" title='MIOffset' data-ref="253MIOffset" data-ref-filename="253MIOffset">MIOffset</a>;</td></tr>
<tr><th id="1522">1522</th><td>        <b>if</b> (<a class="local col4 ref" href="#234FindNarrowMerge" title='FindNarrowMerge' data-ref="234FindNarrowMerge" data-ref-filename="234FindNarrowMerge">FindNarrowMerge</a>) {</td></tr>
<tr><th id="1523">1523</th><td>          <i>// If the alignment requirements of the scaled wide load/store</i></td></tr>
<tr><th id="1524">1524</th><td><i>          // instruction can't express the offset of the scaled narrow input,</i></td></tr>
<tr><th id="1525">1525</th><td><i>          // bail and keep looking. For promotable zero stores, allow only when</i></td></tr>
<tr><th id="1526">1526</th><td><i>          // the stored value is the same (i.e., WZR).</i></td></tr>
<tr><th id="1527">1527</th><td>          <b>if</b> ((!<a class="local col0 ref" href="#240IsUnscaled" title='IsUnscaled' data-ref="240IsUnscaled" data-ref-filename="240IsUnscaled">IsUnscaled</a> &amp;&amp; <a class="tu ref fn" href="#_ZL7alignToii" title='alignTo' data-use='c' data-ref="_ZL7alignToii" data-ref-filename="_ZL7alignToii">alignTo</a>(<a class="local col6 ref" href="#256MinOffset" title='MinOffset' data-ref="256MinOffset" data-ref-filename="256MinOffset">MinOffset</a>, <var>2</var>) != <a class="local col6 ref" href="#256MinOffset" title='MinOffset' data-ref="256MinOffset" data-ref-filename="256MinOffset">MinOffset</a>) ||</td></tr>
<tr><th id="1528">1528</th><td>              (<a class="local col5 ref" href="#245IsPromotableZeroStore" title='IsPromotableZeroStore' data-ref="245IsPromotableZeroStore" data-ref-filename="245IsPromotableZeroStore">IsPromotableZeroStore</a> &amp;&amp; <a class="local col1 ref" href="#241Reg" title='Reg' data-ref="241Reg" data-ref-filename="241Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1529">1529</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1530">1530</th><td>                                              <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1531">1531</th><td>            <a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1532">1532</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1533">1533</th><td>          }</td></tr>
<tr><th id="1534">1534</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1535">1535</th><td>          <i>// Pairwise instructions have a 7-bit signed offset field. Single</i></td></tr>
<tr><th id="1536">1536</th><td><i>          // insns have a 12-bit unsigned offset field.  If the resultant</i></td></tr>
<tr><th id="1537">1537</th><td><i>          // immediate offset of merging these instructions is out of range for</i></td></tr>
<tr><th id="1538">1538</th><td><i>          // a pairwise instruction, bail and keep looking.</i></td></tr>
<tr><th id="1539">1539</th><td>          <b>if</b> (!<a class="tu ref fn" href="#_ZL15inBoundsForPairbii" title='inBoundsForPair' data-use='c' data-ref="_ZL15inBoundsForPairbii" data-ref-filename="_ZL15inBoundsForPairbii">inBoundsForPair</a>(<a class="local col0 ref" href="#240IsUnscaled" title='IsUnscaled' data-ref="240IsUnscaled" data-ref-filename="240IsUnscaled">IsUnscaled</a>, <a class="local col6 ref" href="#256MinOffset" title='MinOffset' data-ref="256MinOffset" data-ref-filename="256MinOffset">MinOffset</a>, <a class="local col4 ref" href="#244OffsetStride" title='OffsetStride' data-ref="244OffsetStride" data-ref-filename="244OffsetStride">OffsetStride</a>)) {</td></tr>
<tr><th id="1540">1540</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1541">1541</th><td>                                              <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1542">1542</th><td>            <a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1543">1543</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1544">1544</th><td>          }</td></tr>
<tr><th id="1545">1545</th><td>          <i>// If the alignment requirements of the paired (scaled) instruction</i></td></tr>
<tr><th id="1546">1546</th><td><i>          // can't express the offset of the unscaled input, bail and keep</i></td></tr>
<tr><th id="1547">1547</th><td><i>          // looking.</i></td></tr>
<tr><th id="1548">1548</th><td>          <b>if</b> (<a class="local col0 ref" href="#240IsUnscaled" title='IsUnscaled' data-ref="240IsUnscaled" data-ref-filename="240IsUnscaled">IsUnscaled</a> &amp;&amp; (<a class="tu ref fn" href="#_ZL7alignToii" title='alignTo' data-use='c' data-ref="_ZL7alignToii" data-ref-filename="_ZL7alignToii">alignTo</a>(<a class="local col6 ref" href="#256MinOffset" title='MinOffset' data-ref="256MinOffset" data-ref-filename="256MinOffset">MinOffset</a>, <a class="local col4 ref" href="#244OffsetStride" title='OffsetStride' data-ref="244OffsetStride" data-ref-filename="244OffsetStride">OffsetStride</a>) != <a class="local col6 ref" href="#256MinOffset" title='MinOffset' data-ref="256MinOffset" data-ref-filename="256MinOffset">MinOffset</a>)) {</td></tr>
<tr><th id="1549">1549</th><td>            <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>,</td></tr>
<tr><th id="1550">1550</th><td>                                              <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1551">1551</th><td>            <a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1552">1552</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1553">1553</th><td>          }</td></tr>
<tr><th id="1554">1554</th><td>        }</td></tr>
<tr><th id="1555">1555</th><td>        <i>// If the destination register of one load is the same register or a</i></td></tr>
<tr><th id="1556">1556</th><td><i>        // sub/super register of the other load, bail and keep looking. A</i></td></tr>
<tr><th id="1557">1557</th><td><i>        // load-pair instruction with both destination registers the same is</i></td></tr>
<tr><th id="1558">1558</th><td><i>        // UNPREDICTABLE and will result in an exception.</i></td></tr>
<tr><th id="1559">1559</th><td>        <b>if</b> (<a class="local col9 ref" href="#239MayLoad" title='MayLoad' data-ref="239MayLoad" data-ref-filename="239MayLoad">MayLoad</a> &amp;&amp;</td></tr>
<tr><th id="1560">1560</th><td>            <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo22isSuperOrSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperOrSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo22isSuperOrSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo22isSuperOrSubRegisterEqENS_10MCRegisterES1_">isSuperOrSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#241Reg" title='Reg' data-ref="241Reg" data-ref-filename="241Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1561">1561</th><td>          <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1562">1562</th><td>                                            <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1563">1563</th><td>          <a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1564">1564</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1565">1565</th><td>        }</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>        <i>// If the BaseReg has been modified, then we cannot do the optimization.</i></td></tr>
<tr><th id="1568">1568</th><td><i>        // For example, in the following pattern</i></td></tr>
<tr><th id="1569">1569</th><td><i>        //   ldr x1 [x2]</i></td></tr>
<tr><th id="1570">1570</th><td><i>        //   ldr x2 [x3]</i></td></tr>
<tr><th id="1571">1571</th><td><i>        //   ldr x4 [x2, #8],</i></td></tr>
<tr><th id="1572">1572</th><td><i>        // the first and third ldr cannot be converted to ldp x1, x4, [x2]</i></td></tr>
<tr><th id="1573">1573</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#242BaseReg" title='BaseReg' data-ref="242BaseReg" data-ref-filename="242BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1574">1574</th><td>          <b>return</b> <a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a>;</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>        <i>// If the Rt of the second instruction was not modified or used between</i></td></tr>
<tr><th id="1577">1577</th><td><i>        // the two instructions and none of the instructions between the second</i></td></tr>
<tr><th id="1578">1578</th><td><i>        // and first alias with the second, we can combine the second into the</i></td></tr>
<tr><th id="1579">1579</th><td><i>        // first.</i></td></tr>
<tr><th id="1580">1580</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1581">1581</th><td>            !(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="1582">1582</th><td>              !<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="1583">1583</th><td>            !<a class="tu ref fn" href="#_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" title='mayAlias' data-use='c' data-ref="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" data-ref-filename="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE">mayAlias</a>(<span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..AA">AA</a>)) {</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td>          <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</a>(<b>false</b>);</td></tr>
<tr><th id="1586">1586</th><td>          <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" title='(anonymous namespace)::LdStPairFlags::clearRenameReg' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv">clearRenameReg</a>();</td></tr>
<tr><th id="1587">1587</th><td>          <b>return</b> <a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a>;</td></tr>
<tr><th id="1588">1588</th><td>        }</td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td>        <i>// Likewise, if the Rt of the first instruction is not modified or used</i></td></tr>
<tr><th id="1591">1591</th><td><i>        // between the two instructions and none of the instructions between the</i></td></tr>
<tr><th id="1592">1592</th><td><i>        // first and the second alias with the first, we can combine the first</i></td></tr>
<tr><th id="1593">1593</th><td><i>        // into the second.</i></td></tr>
<tr><th id="1594">1594</th><td>        <b>if</b> (!(<a class="local col9 ref" href="#239MayLoad" title='MayLoad' data-ref="239MayLoad" data-ref-filename="239MayLoad">MayLoad</a> &amp;&amp;</td></tr>
<tr><th id="1595">1595</th><td>              !<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="1596">1596</th><td>            !<a class="tu ref fn" href="#_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" title='mayAlias' data-use='c' data-ref="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE" data-ref-filename="_ZL8mayAliasRN4llvm12MachineInstrERNS_15SmallVectorImplIPS0_EEPNS_9AAResultsE">mayAlias</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..AA">AA</a>)) {</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>          <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1599">1599</th><td>            <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</a>(<b>true</b>);</td></tr>
<tr><th id="1600">1600</th><td>            <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" title='(anonymous namespace)::LdStPairFlags::clearRenameReg' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags14clearRenameRegEv">clearRenameReg</a>();</td></tr>
<tr><th id="1601">1601</th><td>            <b>return</b> <a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a>;</td></tr>
<tr><th id="1602">1602</th><td>          }</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/Support/DebugCounter.h.html#llvm::DebugCounter" title='llvm::DebugCounter' data-ref="llvm::DebugCounter" data-ref-filename="llvm..DebugCounter">DebugCounter</a>::<a class="ref fn" href="../../../include/llvm/Support/DebugCounter.h.html#_ZN4llvm12DebugCounter13shouldExecuteEj" title='llvm::DebugCounter::shouldExecute' data-ref="_ZN4llvm12DebugCounter13shouldExecuteEj" data-ref-filename="_ZN4llvm12DebugCounter13shouldExecuteEj">shouldExecute</a>(<a class="ref" href="#58" title='RegRenamingCounter' data-ref="RegRenamingCounter" data-ref-filename="RegRenamingCounter">RegRenamingCounter</a>)) {</td></tr>
<tr><th id="1605">1605</th><td>            <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#246MaybeCanRename" title='MaybeCanRename' data-ref="246MaybeCanRename" data-ref-filename="246MaybeCanRename">MaybeCanRename</a>)</td></tr>
<tr><th id="1606">1606</th><td>              <a class="local col6 ref" href="#246MaybeCanRename" title='MaybeCanRename' data-ref="246MaybeCanRename" data-ref-filename="246MaybeCanRename">MaybeCanRename</a> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_" data-ref-filename="_ZN4llvm8OptionalaSEOT_">=</a> {<a class="tu ref fn" href="#_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" title='canRenameUpToDef' data-use='c' data-ref="_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL16canRenameUpToDefRN4llvm12MachineInstrERNS_12LiveRegUnitsERNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">canRenameUpToDef</a>(<span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col8 ref" href="#248UsedInBetween" title='UsedInBetween' data-ref="248UsedInBetween" data-ref-filename="248UsedInBetween">UsedInBetween</a></span>,</td></tr>
<tr><th id="1607">1607</th><td>                                                 <span class='refarg'><a class="local col7 ref" href="#247RequiredClasses" title='RequiredClasses' data-ref="247RequiredClasses" data-ref-filename="247RequiredClasses">RequiredClasses</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>)};</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td>            <b>if</b> (<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#246MaybeCanRename" title='MaybeCanRename' data-ref="246MaybeCanRename" data-ref-filename="246MaybeCanRename">MaybeCanRename</a>) {</td></tr>
<tr><th id="1610">1610</th><td>              <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col7 decl" id="257MaybeRenameReg" title='MaybeRenameReg' data-type='Optional&lt;llvm::MCPhysReg&gt;' data-ref="257MaybeRenameReg" data-ref-filename="257MaybeRenameReg">MaybeRenameReg</dfn> = <a class="tu ref fn" href="#_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" title='tryToFindRegisterToRename' data-use='c' data-ref="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL25tryToFindRegisterToRenameRN4llvm12MachineInstrES1_RNS_12LiveRegUnitsES3_RNS_15SmallPtrSetImplIPKNS_19TargetRegisterClassEEEPKNS_18TargetRegisterInfoE">tryToFindRegisterToRename</a>(</td></tr>
<tr><th id="1611">1611</th><td>                  <span class='refarg'><a class="local col8 ref" href="#238FirstMI" title='FirstMI' data-ref="238FirstMI" data-ref-filename="238FirstMI">FirstMI</a></span>, <span class='refarg'><a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#248UsedInBetween" title='UsedInBetween' data-ref="248UsedInBetween" data-ref-filename="248UsedInBetween">UsedInBetween</a></span>, <span class='refarg'><a class="local col7 ref" href="#247RequiredClasses" title='RequiredClasses' data-ref="247RequiredClasses" data-ref-filename="247RequiredClasses">RequiredClasses</a></span>,</td></tr>
<tr><th id="1612">1612</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1613">1613</th><td>              <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col7 ref" href="#257MaybeRenameReg" title='MaybeRenameReg' data-ref="257MaybeRenameReg" data-ref-filename="257MaybeRenameReg">MaybeRenameReg</a>) {</td></tr>
<tr><th id="1614">1614</th><td>                <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags12setRenameRegEt" title='(anonymous namespace)::LdStPairFlags::setRenameReg' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags12setRenameRegEt" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags12setRenameRegEt">setRenameReg</a>(<a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col7 ref" href="#257MaybeRenameReg" title='MaybeRenameReg' data-ref="257MaybeRenameReg" data-ref-filename="257MaybeRenameReg">MaybeRenameReg</a>);</td></tr>
<tr><th id="1615">1615</th><td>                <a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" title='(anonymous namespace)::LdStPairFlags::setMergeForward' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlags15setMergeForwardEb">setMergeForward</a>(<b>true</b>);</td></tr>
<tr><th id="1616">1616</th><td>                <a class="local col7 ref" href="#237MBBIWithRenameReg" title='MBBIWithRenameReg' data-ref="237MBBIWithRenameReg" data-ref-filename="237MBBIWithRenameReg">MBBIWithRenameReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#236MBBI" title='MBBI' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</a>;</td></tr>
<tr><th id="1617">1617</th><td>              }</td></tr>
<tr><th id="1618">1618</th><td>            }</td></tr>
<tr><th id="1619">1619</th><td>          }</td></tr>
<tr><th id="1620">1620</th><td>        }</td></tr>
<tr><th id="1621">1621</th><td>        <i>// Unable to combine these instructions due to interference in between.</i></td></tr>
<tr><th id="1622">1622</th><td><i>        // Keep looking.</i></td></tr>
<tr><th id="1623">1623</th><td>      }</td></tr>
<tr><th id="1624">1624</th><td>    }</td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#232Flags" title='Flags' data-ref="232Flags" data-ref-filename="232Flags">Flags</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv" title='(anonymous namespace)::LdStPairFlags::getRenameReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv" data-ref-filename="_ZNK12_GLOBAL__N_113LdStPairFlags12getRenameRegEv">getRenameReg</a>())</td></tr>
<tr><th id="1627">1627</th><td>      <b>return</b> <a class="local col7 ref" href="#237MBBIWithRenameReg" title='MBBIWithRenameReg' data-ref="237MBBIWithRenameReg" data-ref-filename="237MBBIWithRenameReg">MBBIWithRenameReg</a>;</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>    <i>// If the instruction wasn't a matching load or store.  Stop searching if we</i></td></tr>
<tr><th id="1630">1630</th><td><i>    // encounter a call instruction that might modify memory.</i></td></tr>
<tr><th id="1631">1631</th><td>    <b>if</b> (<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1632">1632</th><td>      <b>return</b> <a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a>;</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>    <i>// Update modified / uses register units.</i></td></tr>
<tr><th id="1635">1635</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td>    <i>// Otherwise, if the base register is modified, we have no match, so</i></td></tr>
<tr><th id="1638">1638</th><td><i>    // return early.</i></td></tr>
<tr><th id="1639">1639</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#242BaseReg" title='BaseReg' data-ref="242BaseReg" data-ref-filename="242BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1640">1640</th><td>      <b>return</b> <a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a>;</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>    <i>// Update list of instructions that read/write memory.</i></td></tr>
<tr><th id="1643">1643</th><td>    <b>if</b> (<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="1644">1644</th><td>      <a class="local col9 ref" href="#249MemInsns" title='MemInsns' data-ref="249MemInsns" data-ref-filename="249MemInsns">MemInsns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#251MI" title='MI' data-ref="251MI" data-ref-filename="251MI">MI</a>);</td></tr>
<tr><th id="1645">1645</th><td>  }</td></tr>
<tr><th id="1646">1646</th><td>  <b>return</b> <a class="local col5 ref" href="#235E" title='E' data-ref="235E" data-ref-filename="235E">E</a>;</td></tr>
<tr><th id="1647">1647</th><td>}</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="1650">1650</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn(MachineBasicBlock::iterator I, MachineBasicBlock::iterator Update, bool IsPreIdx)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="258I" title='I' data-type='MachineBasicBlock::iterator' data-ref="258I" data-ref-filename="258I">I</dfn>,</td></tr>
<tr><th id="1651">1651</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="259Update" title='Update' data-type='MachineBasicBlock::iterator' data-ref="259Update" data-ref-filename="259Update">Update</dfn>,</td></tr>
<tr><th id="1652">1652</th><td>                                     <em>bool</em> <dfn class="local col0 decl" id="260IsPreIdx" title='IsPreIdx' data-type='bool' data-ref="260IsPreIdx" data-ref-filename="260IsPreIdx">IsPreIdx</dfn>) {</td></tr>
<tr><th id="1653">1653</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Update-&gt;getOpcode() == AArch64::ADDXri ||</td></tr>
<tr><th id="1654">1654</th><td>          Update-&gt;getOpcode() == AArch64::SUBXri) &amp;&amp;</td></tr>
<tr><th id="1655">1655</th><td>         <q>"Unexpected base register update instruction to merge!"</q>);</td></tr>
<tr><th id="1656">1656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="261E" title='E' data-type='MachineBasicBlock::iterator' data-ref="261E" data-ref-filename="261E">E</dfn> = <a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1657">1657</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="262NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="262NextI" data-ref-filename="262NextI">NextI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#261E" title='E' data-ref="261E" data-ref-filename="261E">E</a>);</td></tr>
<tr><th id="1658">1658</th><td>  <i>// Return the instruction following the merged instruction, which is</i></td></tr>
<tr><th id="1659">1659</th><td><i>  // the instruction following our unmerged load. Unless that's the add/sub</i></td></tr>
<tr><th id="1660">1660</th><td><i>  // instruction we're merging, in which case it's the one after that.</i></td></tr>
<tr><th id="1661">1661</th><td>  <b>if</b> (<a class="local col2 ref" href="#262NextI" title='NextI' data-ref="262NextI" data-ref-filename="262NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a>)</td></tr>
<tr><th id="1662">1662</th><td>    <a class="local col2 ref" href="#262NextI" title='NextI' data-ref="262NextI" data-ref-filename="262NextI">NextI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#262NextI" title='NextI' data-ref="262NextI" data-ref-filename="262NextI">NextI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#261E" title='E' data-ref="261E" data-ref-filename="261E">E</a>);</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <em>int</em> <dfn class="local col3 decl" id="263Value" title='Value' data-type='int' data-ref="263Value" data-ref-filename="263Value">Value</dfn> = <a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1665">1665</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AArch64_AM::getShiftValue(Update-&gt;getOperand(<var>3</var>).getImm()) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1666">1666</th><td>         <q>"Can't merge 1 &lt;&lt; 12 offset into pre-/post-indexed load / store"</q>);</td></tr>
<tr><th id="1667">1667</th><td>  <b>if</b> (<a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>)</td></tr>
<tr><th id="1668">1668</th><td>    <a class="local col3 ref" href="#263Value" title='Value' data-ref="263Value" data-ref-filename="263Value">Value</a> = -<a class="local col3 ref" href="#263Value" title='Value' data-ref="263Value" data-ref-filename="263Value">Value</a>;</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="264NewOpc" title='NewOpc' data-type='unsigned int' data-ref="264NewOpc" data-ref-filename="264NewOpc">NewOpc</dfn> = <a class="local col0 ref" href="#260IsPreIdx" title='IsPreIdx' data-ref="260IsPreIdx" data-ref-filename="260IsPreIdx">IsPreIdx</a> ? <a class="tu ref fn" href="#_ZL19getPreIndexedOpcodej" title='getPreIndexedOpcode' data-use='c' data-ref="_ZL19getPreIndexedOpcodej" data-ref-filename="_ZL19getPreIndexedOpcodej">getPreIndexedOpcode</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="1671">1671</th><td>                             : <a class="tu ref fn" href="#_ZL20getPostIndexedOpcodej" title='getPostIndexedOpcode' data-use='c' data-ref="_ZL20getPostIndexedOpcodej" data-ref-filename="_ZL20getPostIndexedOpcodej">getPostIndexedOpcode</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1672">1672</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="265MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="265MIB" data-ref-filename="265MIB">MIB</dfn>;</td></tr>
<tr><th id="1673">1673</th><td>  <em>int</em> <dfn class="local col6 decl" id="266Scale" title='Scale' data-type='int' data-ref="266Scale" data-ref-filename="266Scale">Scale</dfn>, <dfn class="local col7 decl" id="267MinOffset" title='MinOffset' data-type='int' data-ref="267MinOffset" data-ref-filename="267MinOffset">MinOffset</dfn>, <dfn class="local col8 decl" id="268MaxOffset" title='MaxOffset' data-type='int' data-ref="268MaxOffset" data-ref-filename="268MaxOffset">MaxOffset</dfn>;</td></tr>
<tr><th id="1674">1674</th><td>  <a class="tu ref fn" href="#_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_" title='getPrePostIndexedMemOpInfo' data-use='c' data-ref="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_" data-ref-filename="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_">getPrePostIndexedMemOpInfo</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>, <span class='refarg'><a class="local col6 ref" href="#266Scale" title='Scale' data-ref="266Scale" data-ref-filename="266Scale">Scale</a></span>, <span class='refarg'><a class="local col7 ref" href="#267MinOffset" title='MinOffset' data-ref="267MinOffset" data-ref-filename="267MinOffset">MinOffset</a></span>, <span class='refarg'><a class="local col8 ref" href="#268MaxOffset" title='MaxOffset' data-ref="268MaxOffset" data-ref-filename="268MaxOffset">MaxOffset</a></span>);</td></tr>
<tr><th id="1675">1675</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>)) {</td></tr>
<tr><th id="1676">1676</th><td>    <i>// Non-paired instruction.</i></td></tr>
<tr><th id="1677">1677</th><td>    <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB" data-ref-filename="265MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>, <a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#264NewOpc" title='NewOpc' data-ref="264NewOpc" data-ref-filename="264NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1678">1678</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a></span>))</td></tr>
<tr><th id="1679">1679</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a></span>))</td></tr>
<tr><th id="1680">1680</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>))</td></tr>
<tr><th id="1681">1681</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#263Value" title='Value' data-ref="263Value" data-ref-filename="263Value">Value</a> / <a class="local col6 ref" href="#266Scale" title='Scale' data-ref="266Scale" data-ref-filename="266Scale">Scale</a>)</td></tr>
<tr><th id="1682">1682</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>())</td></tr>
<tr><th id="1683">1683</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" title='llvm::MachineInstr::mergeFlagsWith' data-ref="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" data-ref-filename="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_">mergeFlagsWith</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a>));</td></tr>
<tr><th id="1684">1684</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1685">1685</th><td>    <i>// Paired instruction.</i></td></tr>
<tr><th id="1686">1686</th><td>    <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB" data-ref-filename="265MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>, <a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#264NewOpc" title='NewOpc' data-ref="264NewOpc" data-ref-filename="264NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1687">1687</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a></span>))</td></tr>
<tr><th id="1688">1688</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a></span>, <var>0</var>))</td></tr>
<tr><th id="1689">1689</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a></span>, <var>1</var>))</td></tr>
<tr><th id="1690">1690</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a>))</td></tr>
<tr><th id="1691">1691</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#263Value" title='Value' data-ref="263Value" data-ref-filename="263Value">Value</a> / <a class="local col6 ref" href="#266Scale" title='Scale' data-ref="266Scale" data-ref-filename="266Scale">Scale</a>)</td></tr>
<tr><th id="1692">1692</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>())</td></tr>
<tr><th id="1693">1693</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" title='llvm::MachineInstr::mergeFlagsWith' data-ref="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_" data-ref-filename="_ZNK4llvm12MachineInstr14mergeFlagsWithERKS0_">mergeFlagsWith</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a>));</td></tr>
<tr><th id="1694">1694</th><td>  }</td></tr>
<tr><th id="1695">1695</th><td>  (<em>void</em>)<a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB" data-ref-filename="265MIB">MIB</a>;</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>  <b>if</b> (<a class="local col0 ref" href="#260IsPreIdx" title='IsPreIdx' data-ref="260IsPreIdx" data-ref-filename="260IsPreIdx">IsPreIdx</a>) {</td></tr>
<tr><th id="1698">1698</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#52" title='NumPreFolded' data-ref="NumPreFolded" data-ref-filename="NumPreFolded">NumPreFolded</a>;</td></tr>
<tr><th id="1699">1699</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Creating pre-indexed load/store."</q>);</td></tr>
<tr><th id="1700">1700</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1701">1701</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#51" title='NumPostFolded' data-ref="NumPostFolded" data-ref-filename="NumPostFolded">NumPostFolded</a>;</td></tr>
<tr><th id="1702">1702</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Creating post-indexed load/store."</q>);</td></tr>
<tr><th id="1703">1703</th><td>  }</td></tr>
<tr><th id="1704">1704</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    Replacing instructions:\n    "</q>);</td></tr>
<tr><th id="1705">1705</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(I-&gt;print(dbgs()));</td></tr>
<tr><th id="1706">1706</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"    "</q>);</td></tr>
<tr><th id="1707">1707</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(Update-&gt;print(dbgs()));</td></tr>
<tr><th id="1708">1708</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  with instruction:\n    "</q>);</td></tr>
<tr><th id="1709">1709</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(((MachineInstr *)MIB)-&gt;print(dbgs()));</td></tr>
<tr><th id="1710">1710</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>  <i>// Erase the old instructions for the block.</i></td></tr>
<tr><th id="1713">1713</th><td>  <a class="local col8 ref" href="#258I" title='I' data-ref="258I" data-ref-filename="258I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1714">1714</th><td>  <a class="local col9 ref" href="#259Update" title='Update' data-ref="259Update" data-ref-filename="259Update">Update</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <b>return</b> <a class="local col2 ref" href="#262NextI" title='NextI' data-ref="262NextI" data-ref-filename="262NextI">NextI</a>;</td></tr>
<tr><th id="1717">1717</th><td>}</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn(llvm::MachineInstr &amp; MemMI, llvm::MachineInstr &amp; MI, unsigned int BaseReg, int Offset)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="269MemMI" data-ref-filename="269MemMI">MemMI</dfn>,</td></tr>
<tr><th id="1720">1720</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="270MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="270MI" data-ref-filename="270MI">MI</dfn>,</td></tr>
<tr><th id="1721">1721</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="271BaseReg" title='BaseReg' data-type='unsigned int' data-ref="271BaseReg" data-ref-filename="271BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col2 decl" id="272Offset" title='Offset' data-type='int' data-ref="272Offset" data-ref-filename="272Offset">Offset</dfn>) {</td></tr>
<tr><th id="1722">1722</th><td>  <b>switch</b> (<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1723">1723</th><td>  <b>default</b>:</td></tr>
<tr><th id="1724">1724</th><td>    <b>break</b>;</td></tr>
<tr><th id="1725">1725</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="1726">1726</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="1727">1727</th><td>    <i>// Make sure it's a vanilla immediate operand, not a relocation or</i></td></tr>
<tr><th id="1728">1728</th><td><i>    // anything else we can't handle.</i></td></tr>
<tr><th id="1729">1729</th><td>    <b>if</b> (!<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1730">1730</th><td>      <b>break</b>;</td></tr>
<tr><th id="1731">1731</th><td>    <i>// Watch out for 1 &lt;&lt; 12 shifted value.</i></td></tr>
<tr><th id="1732">1732</th><td>    <b>if</b> (<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShiftValueEj" title='llvm::AArch64_AM::getShiftValue' data-ref="_ZN4llvm10AArch64_AML13getShiftValueEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShiftValueEj">getShiftValue</a>(<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="1733">1733</th><td>      <b>break</b>;</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>    <i>// The update instruction source and destination register must be the</i></td></tr>
<tr><th id="1736">1736</th><td><i>    // same as the load/store base register.</i></td></tr>
<tr><th id="1737">1737</th><td>    <b>if</b> (<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col1 ref" href="#271BaseReg" title='BaseReg' data-ref="271BaseReg" data-ref-filename="271BaseReg">BaseReg</a> ||</td></tr>
<tr><th id="1738">1738</th><td>        <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="local col1 ref" href="#271BaseReg" title='BaseReg' data-ref="271BaseReg" data-ref-filename="271BaseReg">BaseReg</a>)</td></tr>
<tr><th id="1739">1739</th><td>      <b>break</b>;</td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td>    <em>int</em> <dfn class="local col3 decl" id="273UpdateOffset" title='UpdateOffset' data-type='int' data-ref="273UpdateOffset" data-ref-filename="273UpdateOffset">UpdateOffset</dfn> = <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1742">1742</th><td>    <b>if</b> (<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>)</td></tr>
<tr><th id="1743">1743</th><td>      <a class="local col3 ref" href="#273UpdateOffset" title='UpdateOffset' data-ref="273UpdateOffset" data-ref-filename="273UpdateOffset">UpdateOffset</a> = -<a class="local col3 ref" href="#273UpdateOffset" title='UpdateOffset' data-ref="273UpdateOffset" data-ref-filename="273UpdateOffset">UpdateOffset</a>;</td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td>    <i>// The immediate must be a multiple of the scaling factor of the pre/post</i></td></tr>
<tr><th id="1746">1746</th><td><i>    // indexed instruction.</i></td></tr>
<tr><th id="1747">1747</th><td>    <em>int</em> <dfn class="local col4 decl" id="274Scale" title='Scale' data-type='int' data-ref="274Scale" data-ref-filename="274Scale">Scale</dfn>, <dfn class="local col5 decl" id="275MinOffset" title='MinOffset' data-type='int' data-ref="275MinOffset" data-ref-filename="275MinOffset">MinOffset</dfn>, <dfn class="local col6 decl" id="276MaxOffset" title='MaxOffset' data-type='int' data-ref="276MaxOffset" data-ref-filename="276MaxOffset">MaxOffset</dfn>;</td></tr>
<tr><th id="1748">1748</th><td>    <a class="tu ref fn" href="#_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_" title='getPrePostIndexedMemOpInfo' data-use='c' data-ref="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_" data-ref-filename="_ZL26getPrePostIndexedMemOpInfoRKN4llvm12MachineInstrERiS3_S3_">getPrePostIndexedMemOpInfo</a>(<a class="local col9 ref" href="#269MemMI" title='MemMI' data-ref="269MemMI" data-ref-filename="269MemMI">MemMI</a>, <span class='refarg'><a class="local col4 ref" href="#274Scale" title='Scale' data-ref="274Scale" data-ref-filename="274Scale">Scale</a></span>, <span class='refarg'><a class="local col5 ref" href="#275MinOffset" title='MinOffset' data-ref="275MinOffset" data-ref-filename="275MinOffset">MinOffset</a></span>, <span class='refarg'><a class="local col6 ref" href="#276MaxOffset" title='MaxOffset' data-ref="276MaxOffset" data-ref-filename="276MaxOffset">MaxOffset</a></span>);</td></tr>
<tr><th id="1749">1749</th><td>    <b>if</b> (<a class="local col3 ref" href="#273UpdateOffset" title='UpdateOffset' data-ref="273UpdateOffset" data-ref-filename="273UpdateOffset">UpdateOffset</a> % <a class="local col4 ref" href="#274Scale" title='Scale' data-ref="274Scale" data-ref-filename="274Scale">Scale</a> != <var>0</var>)</td></tr>
<tr><th id="1750">1750</th><td>      <b>break</b>;</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td>    <i>// Scaled offset must fit in the instruction immediate.</i></td></tr>
<tr><th id="1753">1753</th><td>    <em>int</em> <dfn class="local col7 decl" id="277ScaledOffset" title='ScaledOffset' data-type='int' data-ref="277ScaledOffset" data-ref-filename="277ScaledOffset">ScaledOffset</dfn> = <a class="local col3 ref" href="#273UpdateOffset" title='UpdateOffset' data-ref="273UpdateOffset" data-ref-filename="273UpdateOffset">UpdateOffset</a> / <a class="local col4 ref" href="#274Scale" title='Scale' data-ref="274Scale" data-ref-filename="274Scale">Scale</a>;</td></tr>
<tr><th id="1754">1754</th><td>    <b>if</b> (<a class="local col7 ref" href="#277ScaledOffset" title='ScaledOffset' data-ref="277ScaledOffset" data-ref-filename="277ScaledOffset">ScaledOffset</a> &gt; <a class="local col6 ref" href="#276MaxOffset" title='MaxOffset' data-ref="276MaxOffset" data-ref-filename="276MaxOffset">MaxOffset</a> || <a class="local col7 ref" href="#277ScaledOffset" title='ScaledOffset' data-ref="277ScaledOffset" data-ref-filename="277ScaledOffset">ScaledOffset</a> &lt; <a class="local col5 ref" href="#275MinOffset" title='MinOffset' data-ref="275MinOffset" data-ref-filename="275MinOffset">MinOffset</a>)</td></tr>
<tr><th id="1755">1755</th><td>      <b>break</b>;</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td>    <i>// If we have a non-zero Offset, we check that it matches the amount</i></td></tr>
<tr><th id="1758">1758</th><td><i>    // we're adding to the register.</i></td></tr>
<tr><th id="1759">1759</th><td>    <b>if</b> (!<a class="local col2 ref" href="#272Offset" title='Offset' data-ref="272Offset" data-ref-filename="272Offset">Offset</a> || <a class="local col2 ref" href="#272Offset" title='Offset' data-ref="272Offset" data-ref-filename="272Offset">Offset</a> == <a class="local col3 ref" href="#273UpdateOffset" title='UpdateOffset' data-ref="273UpdateOffset" data-ref-filename="273UpdateOffset">UpdateOffset</a>)</td></tr>
<tr><th id="1760">1760</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1761">1761</th><td>    <b>break</b>;</td></tr>
<tr><th id="1762">1762</th><td>  }</td></tr>
<tr><th id="1763">1763</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1764">1764</th><td>}</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11needsWinCFIPKN4llvm15MachineFunctionE" title='needsWinCFI' data-type='bool needsWinCFI(const llvm::MachineFunction * MF)' data-ref="_ZL11needsWinCFIPKN4llvm15MachineFunctionE" data-ref-filename="_ZL11needsWinCFIPKN4llvm15MachineFunctionE">needsWinCFI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="278MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="278MF" data-ref-filename="278MF">MF</dfn>) {</td></tr>
<tr><th id="1767">1767</th><td>  <b>return</b> <a class="local col8 ref" href="#278MF" title='MF' data-ref="278MF" data-ref-filename="278MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" title='llvm::MCAsmInfo::usesWindowsCFI' data-ref="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" data-ref-filename="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv">usesWindowsCFI</a>() &amp;&amp;</td></tr>
<tr><th id="1768">1768</th><td>         <a class="local col8 ref" href="#278MF" title='MF' data-ref="278MF" data-ref-filename="278MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function21needsUnwindTableEntryEv" title='llvm::Function::needsUnwindTableEntry' data-ref="_ZNK4llvm8Function21needsUnwindTableEntryEv" data-ref-filename="_ZNK4llvm8Function21needsUnwindTableEntryEv">needsUnwindTableEntry</a>();</td></tr>
<tr><th id="1769">1769</th><td>}</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward(MachineBasicBlock::iterator I, int UnscaledOffset, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</dfn>(</td></tr>
<tr><th id="1772">1772</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="279I" title='I' data-type='MachineBasicBlock::iterator' data-ref="279I" data-ref-filename="279I">I</dfn>, <em>int</em> <dfn class="local col0 decl" id="280UnscaledOffset" title='UnscaledOffset' data-type='int' data-ref="280UnscaledOffset" data-ref-filename="280UnscaledOffset">UnscaledOffset</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="281Limit" title='Limit' data-type='unsigned int' data-ref="281Limit" data-ref-filename="281Limit">Limit</dfn>) {</td></tr>
<tr><th id="1773">1773</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="282E" title='E' data-type='MachineBasicBlock::iterator' data-ref="282E" data-ref-filename="282E">E</dfn> = <a class="local col9 ref" href="#279I" title='I' data-ref="279I" data-ref-filename="279I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1774">1774</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="283MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#279I" title='I' data-ref="279I" data-ref-filename="279I">I</a>;</td></tr>
<tr><th id="1775">1775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="284MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#279I" title='I' data-ref="279I" data-ref-filename="279I">I</a>;</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="285BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</dfn> = <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1778">1778</th><td>  <em>int</em> <dfn class="local col6 decl" id="286MIUnscaledOffset" title='MIUnscaledOffset' data-type='int' data-ref="286MIUnscaledOffset" data-ref-filename="286MIUnscaledOffset">MIUnscaledOffset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a>);</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>  <i>// Scan forward looking for post-index opportunities.  Updating instructions</i></td></tr>
<tr><th id="1781">1781</th><td><i>  // can't be formed if the memory instruction doesn't have the offset we're</i></td></tr>
<tr><th id="1782">1782</th><td><i>  // looking for.</i></td></tr>
<tr><th id="1783">1783</th><td>  <b>if</b> (<a class="local col6 ref" href="#286MIUnscaledOffset" title='MIUnscaledOffset' data-ref="286MIUnscaledOffset" data-ref-filename="286MIUnscaledOffset">MIUnscaledOffset</a> != <a class="local col0 ref" href="#280UnscaledOffset" title='UnscaledOffset' data-ref="280UnscaledOffset" data-ref-filename="280UnscaledOffset">UnscaledOffset</a>)</td></tr>
<tr><th id="1784">1784</th><td>    <b>return</b> <a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>;</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  <i>// If the base register overlaps a source/destination register, we can't</i></td></tr>
<tr><th id="1787">1787</th><td><i>  // merge the update. This does not apply to tag store instructions which</i></td></tr>
<tr><th id="1788">1788</th><td><i>  // ignore the address part of the source register.</i></td></tr>
<tr><th id="1789">1789</th><td><i>  // This does not apply to STGPi as well, which does not have unpredictable</i></td></tr>
<tr><th id="1790">1790</th><td><i>  // behavior in this case unlike normal stores, and always performs writeback</i></td></tr>
<tr><th id="1791">1791</th><td><i>  // after reading the source register value.</i></td></tr>
<tr><th id="1792">1792</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL10isTagStoreRKN4llvm12MachineInstrE" title='isTagStore' data-use='c' data-ref="_ZL10isTagStoreRKN4llvm12MachineInstrE" data-ref-filename="_ZL10isTagStoreRKN4llvm12MachineInstrE">isTagStore</a>(<a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a>) &amp;&amp; <a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STGPi" title='llvm::AArch64::STGPi' data-ref="llvm::AArch64::STGPi" data-ref-filename="llvm..AArch64..STGPi">STGPi</a>) {</td></tr>
<tr><th id="1793">1793</th><td>    <em>bool</em> <dfn class="local col7 decl" id="287IsPairedInsn" title='IsPairedInsn' data-type='bool' data-ref="287IsPairedInsn" data-ref-filename="287IsPairedInsn">IsPairedInsn</dfn> = <a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a>);</td></tr>
<tr><th id="1794">1794</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="288i" title='i' data-type='unsigned int' data-ref="288i" data-ref-filename="288i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="289e" title='e' data-type='unsigned int' data-ref="289e" data-ref-filename="289e">e</dfn> = <a class="local col7 ref" href="#287IsPairedInsn" title='IsPairedInsn' data-ref="287IsPairedInsn" data-ref-filename="287IsPairedInsn">IsPairedInsn</a> ? <var>2</var> : <var>1</var>; <a class="local col8 ref" href="#288i" title='i' data-ref="288i" data-ref-filename="288i">i</a> != <a class="local col9 ref" href="#289e" title='e' data-ref="289e" data-ref-filename="289e">e</a>; ++<a class="local col8 ref" href="#288i" title='i' data-ref="288i" data-ref-filename="288i">i</a>) {</td></tr>
<tr><th id="1795">1795</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="290DestReg" title='DestReg' data-type='llvm::Register' data-ref="290DestReg" data-ref-filename="290DestReg">DestReg</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col3 ref" href="#283MemMI" title='MemMI' data-ref="283MemMI" data-ref-filename="283MemMI">MemMI</a></span>, <a class="local col8 ref" href="#288i" title='i' data-ref="288i" data-ref-filename="288i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1796">1796</th><td>      <b>if</b> (<a class="local col0 ref" href="#290DestReg" title='DestReg' data-ref="290DestReg" data-ref-filename="290DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#285BaseReg" title='BaseReg' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</a> || <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_">isSubRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#285BaseReg" title='BaseReg' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#290DestReg" title='DestReg' data-ref="290DestReg" data-ref-filename="290DestReg">DestReg</a>))</td></tr>
<tr><th id="1797">1797</th><td>        <b>return</b> <a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>;</td></tr>
<tr><th id="1798">1798</th><td>    }</td></tr>
<tr><th id="1799">1799</th><td>  }</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1802">1802</th><td><i>  // insn (inclusive) and the second insn.</i></td></tr>
<tr><th id="1803">1803</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1804">1804</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1805">1805</th><td>  <a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>);</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td>  <i>// We can't post-increment the stack pointer if any instruction between</i></td></tr>
<tr><th id="1808">1808</th><td><i>  // the memory access (I) and the increment (MBBI) can access the memory</i></td></tr>
<tr><th id="1809">1809</th><td><i>  // region defined by [SP, MBBI].</i></td></tr>
<tr><th id="1810">1810</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="291BaseRegSP" title='BaseRegSP' data-type='const bool' data-ref="291BaseRegSP" data-ref-filename="291BaseRegSP">BaseRegSP</dfn> = <a class="local col5 ref" href="#285BaseReg" title='BaseReg' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>;</td></tr>
<tr><th id="1811">1811</th><td>  <b>if</b> (<a class="local col1 ref" href="#291BaseRegSP" title='BaseRegSP' data-ref="291BaseRegSP" data-ref-filename="291BaseRegSP">BaseRegSP</a> &amp;&amp; <a class="tu ref fn" href="#_ZL11needsWinCFIPKN4llvm15MachineFunctionE" title='needsWinCFI' data-use='c' data-ref="_ZL11needsWinCFIPKN4llvm15MachineFunctionE" data-ref-filename="_ZL11needsWinCFIPKN4llvm15MachineFunctionE">needsWinCFI</a>(<a class="local col9 ref" href="#279I" title='I' data-ref="279I" data-ref-filename="279I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>())) {</td></tr>
<tr><th id="1812">1812</th><td>    <i>// FIXME: For now, we always block the optimization over SP in windows</i></td></tr>
<tr><th id="1813">1813</th><td><i>    // targets as it requires to adjust the unwind/debug info, messing up</i></td></tr>
<tr><th id="1814">1814</th><td><i>    // the unwind info can actually cause a miscompile.</i></td></tr>
<tr><th id="1815">1815</th><td>    <b>return</b> <a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>;</td></tr>
<tr><th id="1816">1816</th><td>  }</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="292Count" title='Count' data-type='unsigned int' data-ref="292Count" data-ref-filename="292Count">Count</dfn> = <var>0</var>; <a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a> &amp;&amp; <a class="local col2 ref" href="#292Count" title='Count' data-ref="292Count" data-ref-filename="292Count">Count</a> &lt; <a class="local col1 ref" href="#281Limit" title='Limit' data-ref="281Limit" data-ref-filename="281Limit">Limit</a>;</td></tr>
<tr><th id="1819">1819</th><td>       <a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10next_nodbgET_S0_" title='llvm::next_nodbg' data-ref="_ZN4llvm10next_nodbgET_S0_" data-ref-filename="_ZN4llvm10next_nodbgET_S0_">next_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>)) {</td></tr>
<tr><th id="1820">1820</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="293MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="293MI" data-ref-filename="293MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a>;</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1823">1823</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1824">1824</th><td>    <b>if</b> (!<a class="local col3 ref" href="#293MI" title='MI' data-ref="293MI" data-ref-filename="293MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv" data-ref-filename="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1825">1825</th><td>      ++<a class="local col2 ref" href="#292Count" title='Count' data-ref="292Count" data-ref-filename="292Count">Count</a>;</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td>    <i>// If we found a match, return it.</i></td></tr>
<tr><th id="1828">1828</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#279I" title='I' data-ref="279I" data-ref-filename="279I">I</a></span>, <span class='refarg'><a class="local col3 ref" href="#293MI" title='MI' data-ref="293MI" data-ref-filename="293MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#285BaseReg" title='BaseReg' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</a>, <a class="local col0 ref" href="#280UnscaledOffset" title='UnscaledOffset' data-ref="280UnscaledOffset" data-ref-filename="280UnscaledOffset">UnscaledOffset</a>))</td></tr>
<tr><th id="1829">1829</th><td>      <b>return</b> <a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a>;</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>    <i>// Update the status of what the instruction clobbered and used.</i></td></tr>
<tr><th id="1832">1832</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col3 ref" href="#293MI" title='MI' data-ref="293MI" data-ref-filename="293MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>    <i>// Otherwise, if the base register is used or modified, we have no match, so</i></td></tr>
<tr><th id="1835">1835</th><td><i>    // return early.</i></td></tr>
<tr><th id="1836">1836</th><td><i>    // If we are optimizing SP, do not allow instructions that may load or store</i></td></tr>
<tr><th id="1837">1837</th><td><i>    // in between the load and the optimized value update.</i></td></tr>
<tr><th id="1838">1838</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#285BaseReg" title='BaseReg' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</a>) ||</td></tr>
<tr><th id="1839">1839</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#285BaseReg" title='BaseReg' data-ref="285BaseReg" data-ref-filename="285BaseReg">BaseReg</a>) ||</td></tr>
<tr><th id="1840">1840</th><td>        (<a class="local col1 ref" href="#291BaseRegSP" title='BaseRegSP' data-ref="291BaseRegSP" data-ref-filename="291BaseRegSP">BaseRegSP</a> &amp;&amp; <a class="local col4 ref" href="#284MBBI" title='MBBI' data-ref="284MBBI" data-ref-filename="284MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>()))</td></tr>
<tr><th id="1841">1841</th><td>      <b>return</b> <a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>;</td></tr>
<tr><th id="1842">1842</th><td>  }</td></tr>
<tr><th id="1843">1843</th><td>  <b>return</b> <a class="local col2 ref" href="#282E" title='E' data-ref="282E" data-ref-filename="282E">E</a>;</td></tr>
<tr><th id="1844">1844</th><td>}</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward' data-type='MachineBasicBlock::iterator (anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward(MachineBasicBlock::iterator I, unsigned int Limit)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">findMatchingUpdateInsnBackward</dfn>(</td></tr>
<tr><th id="1847">1847</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="294I" title='I' data-type='MachineBasicBlock::iterator' data-ref="294I" data-ref-filename="294I">I</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="295Limit" title='Limit' data-type='unsigned int' data-ref="295Limit" data-ref-filename="295Limit">Limit</dfn>) {</td></tr>
<tr><th id="1848">1848</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="296B" title='B' data-type='MachineBasicBlock::iterator' data-ref="296B" data-ref-filename="296B">B</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1849">1849</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="297E" title='E' data-type='MachineBasicBlock::iterator' data-ref="297E" data-ref-filename="297E">E</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1850">1850</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="298MemMI" title='MemMI' data-type='llvm::MachineInstr &amp;' data-ref="298MemMI" data-ref-filename="298MemMI">MemMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a>;</td></tr>
<tr><th id="1851">1851</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="299MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a>;</td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="300BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</dfn> = <a class="tu ref fn" href="#_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" title='getLdStBaseOp' data-use='c' data-ref="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL13getLdStBaseOpRKN4llvm12MachineInstrE">getLdStBaseOp</a>(<a class="local col8 ref" href="#298MemMI" title='MemMI' data-ref="298MemMI" data-ref-filename="298MemMI">MemMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1854">1854</th><td>  <em>int</em> <dfn class="local col1 decl" id="301Offset" title='Offset' data-type='int' data-ref="301Offset" data-ref-filename="301Offset">Offset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#298MemMI" title='MemMI' data-ref="298MemMI" data-ref-filename="298MemMI">MemMI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>  <i>// If the load/store is the first instruction in the block, there's obviously</i></td></tr>
<tr><th id="1857">1857</th><td><i>  // not any matching update. Ditto if the memory offset isn't zero.</i></td></tr>
<tr><th id="1858">1858</th><td>  <b>if</b> (<a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#296B" title='B' data-ref="296B" data-ref-filename="296B">B</a> || <a class="local col1 ref" href="#301Offset" title='Offset' data-ref="301Offset" data-ref-filename="301Offset">Offset</a> != <var>0</var>)</td></tr>
<tr><th id="1859">1859</th><td>    <b>return</b> <a class="local col7 ref" href="#297E" title='E' data-ref="297E" data-ref-filename="297E">E</a>;</td></tr>
<tr><th id="1860">1860</th><td>  <i>// If the base register overlaps a destination register, we can't</i></td></tr>
<tr><th id="1861">1861</th><td><i>  // merge the update.</i></td></tr>
<tr><th id="1862">1862</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL10isTagStoreRKN4llvm12MachineInstrE" title='isTagStore' data-use='c' data-ref="_ZL10isTagStoreRKN4llvm12MachineInstrE" data-ref-filename="_ZL10isTagStoreRKN4llvm12MachineInstrE">isTagStore</a>(<a class="local col8 ref" href="#298MemMI" title='MemMI' data-ref="298MemMI" data-ref-filename="298MemMI">MemMI</a>)) {</td></tr>
<tr><th id="1863">1863</th><td>    <em>bool</em> <dfn class="local col2 decl" id="302IsPairedInsn" title='IsPairedInsn' data-type='bool' data-ref="302IsPairedInsn" data-ref-filename="302IsPairedInsn">IsPairedInsn</dfn> = <a class="tu ref fn" href="#_ZL12isPairedLdStRKN4llvm12MachineInstrE" title='isPairedLdSt' data-use='c' data-ref="_ZL12isPairedLdStRKN4llvm12MachineInstrE" data-ref-filename="_ZL12isPairedLdStRKN4llvm12MachineInstrE">isPairedLdSt</a>(<a class="local col8 ref" href="#298MemMI" title='MemMI' data-ref="298MemMI" data-ref-filename="298MemMI">MemMI</a>);</td></tr>
<tr><th id="1864">1864</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="303i" title='i' data-type='unsigned int' data-ref="303i" data-ref-filename="303i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="304e" title='e' data-type='unsigned int' data-ref="304e" data-ref-filename="304e">e</dfn> = <a class="local col2 ref" href="#302IsPairedInsn" title='IsPairedInsn' data-ref="302IsPairedInsn" data-ref-filename="302IsPairedInsn">IsPairedInsn</a> ? <var>2</var> : <var>1</var>; <a class="local col3 ref" href="#303i" title='i' data-ref="303i" data-ref-filename="303i">i</a> != <a class="local col4 ref" href="#304e" title='e' data-ref="304e" data-ref-filename="304e">e</a>; ++<a class="local col3 ref" href="#303i" title='i' data-ref="303i" data-ref-filename="303i">i</a>) {</td></tr>
<tr><th id="1865">1865</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="305DestReg" title='DestReg' data-type='llvm::Register' data-ref="305DestReg" data-ref-filename="305DestReg">DestReg</dfn> = <a class="tu ref fn" href="#_ZL12getLdStRegOpRN4llvm12MachineInstrEj" title='getLdStRegOp' data-use='c' data-ref="_ZL12getLdStRegOpRN4llvm12MachineInstrEj" data-ref-filename="_ZL12getLdStRegOpRN4llvm12MachineInstrEj">getLdStRegOp</a>(<span class='refarg'><a class="local col8 ref" href="#298MemMI" title='MemMI' data-ref="298MemMI" data-ref-filename="298MemMI">MemMI</a></span>, <a class="local col3 ref" href="#303i" title='i' data-ref="303i" data-ref-filename="303i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1866">1866</th><td>      <b>if</b> (<a class="local col5 ref" href="#305DestReg" title='DestReg' data-ref="305DestReg" data-ref-filename="305DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#300BaseReg" title='BaseReg' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</a> || <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo13isSubRegisterENS_10MCRegisterES1_">isSubRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#300BaseReg" title='BaseReg' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#305DestReg" title='DestReg' data-ref="305DestReg" data-ref-filename="305DestReg">DestReg</a>))</td></tr>
<tr><th id="1867">1867</th><td>        <b>return</b> <a class="local col7 ref" href="#297E" title='E' data-ref="297E" data-ref-filename="297E">E</a>;</td></tr>
<tr><th id="1868">1868</th><td>    }</td></tr>
<tr><th id="1869">1869</th><td>  }</td></tr>
<tr><th id="1870">1870</th><td></td></tr>
<tr><th id="1871">1871</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="306BaseRegSP" title='BaseRegSP' data-type='const bool' data-ref="306BaseRegSP" data-ref-filename="306BaseRegSP">BaseRegSP</dfn> = <a class="local col0 ref" href="#300BaseReg" title='BaseReg' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>;</td></tr>
<tr><th id="1872">1872</th><td>  <b>if</b> (<a class="local col6 ref" href="#306BaseRegSP" title='BaseRegSP' data-ref="306BaseRegSP" data-ref-filename="306BaseRegSP">BaseRegSP</a> &amp;&amp; <a class="tu ref fn" href="#_ZL11needsWinCFIPKN4llvm15MachineFunctionE" title='needsWinCFI' data-use='c' data-ref="_ZL11needsWinCFIPKN4llvm15MachineFunctionE" data-ref-filename="_ZL11needsWinCFIPKN4llvm15MachineFunctionE">needsWinCFI</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>())) {</td></tr>
<tr><th id="1873">1873</th><td>    <i>// FIXME: For now, we always block the optimization over SP in windows</i></td></tr>
<tr><th id="1874">1874</th><td><i>    // targets as it requires to adjust the unwind/debug info, messing up</i></td></tr>
<tr><th id="1875">1875</th><td><i>    // the unwind info can actually cause a miscompile.</i></td></tr>
<tr><th id="1876">1876</th><td>    <b>return</b> <a class="local col7 ref" href="#297E" title='E' data-ref="297E" data-ref-filename="297E">E</a>;</td></tr>
<tr><th id="1877">1877</th><td>  }</td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td>  <i>// Track which register units have been modified and used between the first</i></td></tr>
<tr><th id="1880">1880</th><td><i>  // insn (inclusive) and the second insn.</i></td></tr>
<tr><th id="1881">1881</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1882">1882</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1883">1883</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="307Count" title='Count' data-type='unsigned int' data-ref="307Count" data-ref-filename="307Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="1884">1884</th><td>  <b>do</b> {</td></tr>
<tr><th id="1885">1885</th><td>    <a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm10prev_nodbgET_S0_" title='llvm::prev_nodbg' data-ref="_ZN4llvm10prev_nodbgET_S0_" data-ref-filename="_ZN4llvm10prev_nodbgET_S0_">prev_nodbg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#296B" title='B' data-ref="296B" data-ref-filename="296B">B</a>);</td></tr>
<tr><th id="1886">1886</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="308MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="308MI" data-ref-filename="308MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a>;</td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td>    <i>// Don't count transient instructions towards the search limit since there</i></td></tr>
<tr><th id="1889">1889</th><td><i>    // may be different numbers of them if e.g. debug information is present.</i></td></tr>
<tr><th id="1890">1890</th><td>    <b>if</b> (!<a class="local col8 ref" href="#308MI" title='MI' data-ref="308MI" data-ref-filename="308MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv" data-ref-filename="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="1891">1891</th><td>      ++<a class="local col7 ref" href="#307Count" title='Count' data-ref="307Count" data-ref-filename="307Count">Count</a>;</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>    <i>// If we found a match, return it.</i></td></tr>
<tr><th id="1894">1894</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" title='(anonymous namespace)::AArch64LoadStoreOpt::isMatchingUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20isMatchingUpdateInsnERN4llvm12MachineInstrES3_ji">isMatchingUpdateInsn</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a></span>, <span class='refarg'><a class="local col8 ref" href="#308MI" title='MI' data-ref="308MI" data-ref-filename="308MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#300BaseReg" title='BaseReg' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</a>, <a class="local col1 ref" href="#301Offset" title='Offset' data-ref="301Offset" data-ref-filename="301Offset">Offset</a>))</td></tr>
<tr><th id="1895">1895</th><td>      <b>return</b> <a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a>;</td></tr>
<tr><th id="1896">1896</th><td></td></tr>
<tr><th id="1897">1897</th><td>    <i>// Update the status of what the instruction clobbered and used.</i></td></tr>
<tr><th id="1898">1898</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(<a class="local col8 ref" href="#308MI" title='MI' data-ref="308MI" data-ref-filename="308MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td>    <i>// Otherwise, if the base register is used or modified, we have no match, so</i></td></tr>
<tr><th id="1901">1901</th><td><i>    // return early.</i></td></tr>
<tr><th id="1902">1902</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#300BaseReg" title='BaseReg' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</a>) ||</td></tr>
<tr><th id="1903">1903</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#300BaseReg" title='BaseReg' data-ref="300BaseReg" data-ref-filename="300BaseReg">BaseReg</a>))</td></tr>
<tr><th id="1904">1904</th><td>      <b>return</b> <a class="local col7 ref" href="#297E" title='E' data-ref="297E" data-ref-filename="297E">E</a>;</td></tr>
<tr><th id="1905">1905</th><td>  } <b>while</b> (<a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#296B" title='B' data-ref="296B" data-ref-filename="296B">B</a> &amp;&amp; <a class="local col7 ref" href="#307Count" title='Count' data-ref="307Count" data-ref-filename="307Count">Count</a> &lt; <a class="local col5 ref" href="#295Limit" title='Limit' data-ref="295Limit" data-ref-filename="295Limit">Limit</a>);</td></tr>
<tr><th id="1906">1906</th><td>  <b>return</b> <a class="local col7 ref" href="#297E" title='E' data-ref="297E" data-ref-filename="297E">E</a>;</td></tr>
<tr><th id="1907">1907</th><td>}</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPromoteLoadFromStore</dfn>(</td></tr>
<tr><th id="1910">1910</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="309MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="309MBBI" data-ref-filename="309MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1911">1911</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="310MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="310MI" data-ref-filename="310MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#309MBBI" title='MBBI' data-ref="309MBBI" data-ref-filename="309MBBI">MBBI</a>;</td></tr>
<tr><th id="1912">1912</th><td>  <i>// If this is a volatile load, don't mess with it.</i></td></tr>
<tr><th id="1913">1913</th><td>  <b>if</b> (<a class="local col0 ref" href="#310MI" title='MI' data-ref="310MI" data-ref-filename="310MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="1914">1914</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>  <i>// Make sure this is a reg+imm.</i></td></tr>
<tr><th id="1917">1917</th><td><i>  // FIXME: It is possible to extend it to handle reg+reg cases.</i></td></tr>
<tr><th id="1918">1918</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col0 ref" href="#310MI" title='MI' data-ref="310MI" data-ref-filename="310MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1919">1919</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>  <i>// Look backward up to LdStLimit instructions.</i></td></tr>
<tr><th id="1922">1922</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col1 decl" id="311StoreI" title='StoreI' data-type='MachineBasicBlock::iterator' data-ref="311StoreI" data-ref-filename="311StoreI">StoreI</dfn>;</td></tr>
<tr><th id="1923">1923</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingStore' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17findMatchingStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjRS4_">findMatchingStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309MBBI" title='MBBI' data-ref="309MBBI" data-ref-filename="309MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit" data-ref-filename="LdStLimit">LdStLimit</a>, <span class='refarg'><a class="local col1 ref" href="#311StoreI" title='StoreI' data-ref="311StoreI" data-ref-filename="311StoreI">StoreI</a></span>)) {</td></tr>
<tr><th id="1924">1924</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#56" title='NumLoadsFromStoresPromoted' data-ref="NumLoadsFromStoresPromoted" data-ref-filename="NumLoadsFromStoresPromoted">NumLoadsFromStoresPromoted</a>;</td></tr>
<tr><th id="1925">1925</th><td>    <i>// Promote the load. Keeping the iterator straight is a</i></td></tr>
<tr><th id="1926">1926</th><td><i>    // pain, so we let the merge routine tell us what the next instruction</i></td></tr>
<tr><th id="1927">1927</th><td><i>    // is after it's done mucking about.</i></td></tr>
<tr><th id="1928">1928</th><td>    <a class="local col9 ref" href="#309MBBI" title='MBBI' data-ref="309MBBI" data-ref-filename="309MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" title='(anonymous namespace)::AArch64LoadStoreOpt::promoteLoadFromStore' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_">promoteLoadFromStore</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309MBBI" title='MBBI' data-ref="309MBBI" data-ref-filename="309MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#311StoreI" title='StoreI' data-ref="311StoreI" data-ref-filename="311StoreI">StoreI</a>);</td></tr>
<tr><th id="1929">1929</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1930">1930</th><td>  }</td></tr>
<tr><th id="1931">1931</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1932">1932</th><td>}</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Merge adjacent zero stores into a wider store.</i></td></tr>
<tr><th id="1935">1935</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeZeroStInst</dfn>(</td></tr>
<tr><th id="1936">1936</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="312MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="312MBBI" data-ref-filename="312MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1937">1937</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isPromotableZeroStoreInst(*MBBI) &amp;&amp; <q>"Expected narrow store."</q>);</td></tr>
<tr><th id="1938">1938</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="313MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="313MI" data-ref-filename="313MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#312MBBI" title='MBBI' data-ref="312MBBI" data-ref-filename="312MBBI">MBBI</a>;</td></tr>
<tr><th id="1939">1939</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="314E" title='E' data-type='MachineBasicBlock::iterator' data-ref="314E" data-ref-filename="314E">E</dfn> = <a class="local col3 ref" href="#313MI" title='MI' data-ref="313MI" data-ref-filename="313MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col3 ref" href="#313MI" title='MI' data-ref="313MI" data-ref-filename="313MI">MI</a>))</td></tr>
<tr><th id="1942">1942</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td>  <i>// Look ahead up to LdStLimit instructions for a mergable instruction.</i></td></tr>
<tr><th id="1945">1945</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" title='(anonymous namespace)::LdStPairFlags::LdStPairFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev"></a><dfn class="local col5 decl" id="315Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags' data-ref="315Flags" data-ref-filename="315Flags">Flags</dfn>;</td></tr>
<tr><th id="1946">1946</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="316MergeMI" title='MergeMI' data-type='MachineBasicBlock::iterator' data-ref="316MergeMI" data-ref-filename="316MergeMI">MergeMI</dfn> =</td></tr>
<tr><th id="1947">1947</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#312MBBI" title='MBBI' data-ref="312MBBI" data-ref-filename="312MBBI">MBBI</a>, <span class='refarg'><a class="local col5 ref" href="#315Flags" title='Flags' data-ref="315Flags" data-ref-filename="315Flags">Flags</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit" data-ref-filename="LdStLimit">LdStLimit</a>, <i>/* FindNarrowMerge = */</i> <b>true</b>);</td></tr>
<tr><th id="1948">1948</th><td>  <b>if</b> (<a class="local col6 ref" href="#316MergeMI" title='MergeMI' data-ref="316MergeMI" data-ref-filename="316MergeMI">MergeMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#314E" title='E' data-ref="314E" data-ref-filename="314E">E</a>) {</td></tr>
<tr><th id="1949">1949</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#55" title='NumZeroStoresPromoted' data-ref="NumZeroStoresPromoted" data-ref-filename="NumZeroStoresPromoted">NumZeroStoresPromoted</a>;</td></tr>
<tr><th id="1950">1950</th><td></td></tr>
<tr><th id="1951">1951</th><td>    <i>// Keeping the iterator straight is a pain, so we let the merge routine tell</i></td></tr>
<tr><th id="1952">1952</th><td><i>    // us what the next instruction is after it's done mucking about.</i></td></tr>
<tr><th id="1953">1953</th><td>    <a class="local col2 ref" href="#312MBBI" title='MBBI' data-ref="312MBBI" data-ref-filename="312MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeNarrowZeroStores' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt21mergeNarrowZeroStoresEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergeNarrowZeroStores</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#312MBBI" title='MBBI' data-ref="312MBBI" data-ref-filename="312MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#316MergeMI" title='MergeMI' data-ref="316MergeMI" data-ref-filename="316MergeMI">MergeMI</a>, <a class="local col5 ref" href="#315Flags" title='Flags' data-ref="315Flags" data-ref-filename="315Flags">Flags</a>);</td></tr>
<tr><th id="1954">1954</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1955">1955</th><td>  }</td></tr>
<tr><th id="1956">1956</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1957">1957</th><td>}</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Find loads and stores that can be merged into a single load or store pair</i></td></tr>
<tr><th id="1960">1960</th><td><i  data-doc="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// instruction.</i></td></tr>
<tr><th id="1961">1961</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPairLdStInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="317MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1962">1962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="318MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="318MI" data-ref-filename="318MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</a>;</td></tr>
<tr><th id="1963">1963</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="319E" title='E' data-type='MachineBasicBlock::iterator' data-ref="319E" data-ref-filename="319E">E</dfn> = <a class="local col8 ref" href="#318MI" title='MI' data-ref="318MI" data-ref-filename="318MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</a>(<a class="local col8 ref" href="#318MI" title='MI' data-ref="318MI" data-ref-filename="318MI">MI</a>))</td></tr>
<tr><th id="1966">1966</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1967">1967</th><td></td></tr>
<tr><th id="1968">1968</th><td>  <i>// Early exit if the offset is not possible to match. (6 bits of positive</i></td></tr>
<tr><th id="1969">1969</th><td><i>  // range, plus allow an extra one in case we find a later insn that matches</i></td></tr>
<tr><th id="1970">1970</th><td><i>  // with Offset-1)</i></td></tr>
<tr><th id="1971">1971</th><td>  <em>bool</em> <dfn class="local col0 decl" id="320IsUnscaled" title='IsUnscaled' data-type='bool' data-ref="320IsUnscaled" data-ref-filename="320IsUnscaled">IsUnscaled</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col8 ref" href="#318MI" title='MI' data-ref="318MI" data-ref-filename="318MI">MI</a></span>);</td></tr>
<tr><th id="1972">1972</th><td>  <em>int</em> <dfn class="local col1 decl" id="321Offset" title='Offset' data-type='int' data-ref="321Offset" data-ref-filename="321Offset">Offset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#318MI" title='MI' data-ref="318MI" data-ref-filename="318MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1973">1973</th><td>  <em>int</em> <dfn class="local col2 decl" id="322OffsetStride" title='OffsetStride' data-type='int' data-ref="322OffsetStride" data-ref-filename="322OffsetStride">OffsetStride</dfn> = <a class="local col0 ref" href="#320IsUnscaled" title='IsUnscaled' data-ref="320IsUnscaled" data-ref-filename="320IsUnscaled">IsUnscaled</a> ? <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col8 ref" href="#318MI" title='MI' data-ref="318MI" data-ref-filename="318MI">MI</a>) : <var>1</var>;</td></tr>
<tr><th id="1974">1974</th><td>  <i>// Allow one more for offset.</i></td></tr>
<tr><th id="1975">1975</th><td>  <b>if</b> (<a class="local col1 ref" href="#321Offset" title='Offset' data-ref="321Offset" data-ref-filename="321Offset">Offset</a> &gt; <var>0</var>)</td></tr>
<tr><th id="1976">1976</th><td>    <a class="local col1 ref" href="#321Offset" title='Offset' data-ref="321Offset" data-ref-filename="321Offset">Offset</a> -= <a class="local col2 ref" href="#322OffsetStride" title='OffsetStride' data-ref="322OffsetStride" data-ref-filename="322OffsetStride">OffsetStride</a>;</td></tr>
<tr><th id="1977">1977</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL15inBoundsForPairbii" title='inBoundsForPair' data-use='c' data-ref="_ZL15inBoundsForPairbii" data-ref-filename="_ZL15inBoundsForPairbii">inBoundsForPair</a>(<a class="local col0 ref" href="#320IsUnscaled" title='IsUnscaled' data-ref="320IsUnscaled" data-ref-filename="320IsUnscaled">IsUnscaled</a>, <a class="local col1 ref" href="#321Offset" title='Offset' data-ref="321Offset" data-ref-filename="321Offset">Offset</a>, <a class="local col2 ref" href="#322OffsetStride" title='OffsetStride' data-ref="322OffsetStride" data-ref-filename="322OffsetStride">OffsetStride</a>))</td></tr>
<tr><th id="1978">1978</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1979">1979</th><td></td></tr>
<tr><th id="1980">1980</th><td>  <i>// Look ahead up to LdStLimit instructions for a pairable instruction.</i></td></tr>
<tr><th id="1981">1981</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::LdStPairFlags" title='(anonymous namespace)::LdStPairFlags' data-type='struct LdStPairFlags' data-ref="(anonymousnamespace)::LdStPairFlags" data-ref-filename="(anonymousnamespace)..LdStPairFlags">LdStPairFlags</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" title='(anonymous namespace)::LdStPairFlags::LdStPairFlags' data-use='c' data-ref="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113LdStPairFlagsC1Ev"></a><dfn class="local col3 decl" id="323Flags" title='Flags' data-type='(anonymous namespace)::LdStPairFlags' data-ref="323Flags" data-ref-filename="323Flags">Flags</dfn>;</td></tr>
<tr><th id="1982">1982</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="324Paired" title='Paired' data-type='MachineBasicBlock::iterator' data-ref="324Paired" data-ref-filename="324Paired">Paired</dfn> =</td></tr>
<tr><th id="1983">1983</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16findMatchingInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS_13LdStPairFlagsEjb">findMatchingInsn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</a>, <span class='refarg'><a class="local col3 ref" href="#323Flags" title='Flags' data-ref="323Flags" data-ref-filename="323Flags">Flags</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LdStLimit" title='LdStLimit' data-use='m' data-ref="LdStLimit" data-ref-filename="LdStLimit">LdStLimit</a>, <i>/* FindNarrowMerge = */</i> <b>false</b>);</td></tr>
<tr><th id="1984">1984</th><td>  <b>if</b> (<a class="local col4 ref" href="#324Paired" title='Paired' data-ref="324Paired" data-ref-filename="324Paired">Paired</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#319E" title='E' data-ref="319E" data-ref-filename="319E">E</a>) {</td></tr>
<tr><th id="1985">1985</th><td>    <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#50" title='NumPairCreated' data-ref="NumPairCreated" data-ref-filename="NumPairCreated">NumPairCreated</a>;</td></tr>
<tr><th id="1986">1986</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</a>(<span class='refarg'><a class="local col8 ref" href="#318MI" title='MI' data-ref="318MI" data-ref-filename="318MI">MI</a></span>))</td></tr>
<tr><th id="1987">1987</th><td>      <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#53" title='NumUnscaledPairCreated' data-ref="NumUnscaledPairCreated" data-ref-filename="NumUnscaledPairCreated">NumUnscaledPairCreated</a>;</td></tr>
<tr><th id="1988">1988</th><td>    <i>// Keeping the iterator straight is a pain, so we let the merge routine tell</i></td></tr>
<tr><th id="1989">1989</th><td><i>    // us what the next instruction is after it's done mucking about.</i></td></tr>
<tr><th id="1990">1990</th><td>    <em>auto</em> <dfn class="local col5 decl" id="325Prev" title='Prev' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="325Prev" data-ref-filename="325Prev">Prev</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</a>);</td></tr>
<tr><th id="1991">1991</th><td>    <a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" title='(anonymous namespace)::AArch64LoadStoreOpt::mergePairedInsns' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt16mergePairedInsnsEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_RKNS_13LdStPairFlagsE">mergePairedInsns</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#324Paired" title='Paired' data-ref="324Paired" data-ref-filename="324Paired">Paired</a>, <a class="local col3 ref" href="#323Flags" title='Flags' data-ref="323Flags" data-ref-filename="323Flags">Flags</a>);</td></tr>
<tr><th id="1992">1992</th><td>    <i>// Collect liveness info for instructions between Prev and the new position</i></td></tr>
<tr><th id="1993">1993</th><td><i>    // MBBI.</i></td></tr>
<tr><th id="1994">1994</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="326I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="326I" data-ref-filename="326I">I</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#325Prev" title='Prev' data-ref="325Prev" data-ref-filename="325Prev">Prev</a>); <a class="local col6 ref" href="#326I" title='I' data-ref="326I" data-ref-filename="326I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI" data-ref-filename="317MBBI">MBBI</a>; <a class="local col6 ref" href="#326I" title='I' data-ref="326I" data-ref-filename="326I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>)</td></tr>
<tr><th id="1995">1995</th><td>      <a class="tu ref fn" href="#_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='updateDefinedRegisters' data-use='c' data-ref="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">updateDefinedRegisters</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#326I" title='I' data-ref="326I" data-ref-filename="326I">I</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="1996">1996</th><td></td></tr>
<tr><th id="1997">1997</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1998">1998</th><td>  }</td></tr>
<tr><th id="1999">1999</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2000">2000</th><td>}</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeLdStUpdate</dfn></td></tr>
<tr><th id="2003">2003</th><td>    (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="327MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="2004">2004</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="328MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="328MI" data-ref-filename="328MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>;</td></tr>
<tr><th id="2005">2005</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="329E" title='E' data-type='MachineBasicBlock::iterator' data-ref="329E" data-ref-filename="329E">E</dfn> = <a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI" data-ref-filename="328MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2006">2006</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="330Update" title='Update' data-type='MachineBasicBlock::iterator' data-ref="330Update" data-ref-filename="330Update">Update</dfn>;</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td>  <i>// Look forward to try to form a post-index instruction. For example,</i></td></tr>
<tr><th id="2009">2009</th><td><i>  // ldr x0, [x20]</i></td></tr>
<tr><th id="2010">2010</th><td><i>  // add x20, x20, #32</i></td></tr>
<tr><th id="2011">2011</th><td><i>  //   merged into:</i></td></tr>
<tr><th id="2012">2012</th><td><i>  // ldr x0, [x20], #32</i></td></tr>
<tr><th id="2013">2013</th><td>  <a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>, <var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UpdateLimit" title='UpdateLimit' data-use='m' data-ref="UpdateLimit" data-ref-filename="UpdateLimit">UpdateLimit</a>);</td></tr>
<tr><th id="2014">2014</th><td>  <b>if</b> (<a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#329E" title='E' data-ref="329E" data-ref-filename="329E">E</a>) {</td></tr>
<tr><th id="2015">2015</th><td>    <i>// Merge the update into the ld/st.</i></td></tr>
<tr><th id="2016">2016</th><td>    <a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a>, <i>/*IsPreIdx=*/</i><b>false</b>);</td></tr>
<tr><th id="2017">2017</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2018">2018</th><td>  }</td></tr>
<tr><th id="2019">2019</th><td></td></tr>
<tr><th id="2020">2020</th><td>  <i>// Don't know how to handle unscaled pre/post-index versions below, so bail.</i></td></tr>
<tr><th id="2021">2021</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" data-ref-filename="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI" data-ref-filename="328MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="2022">2022</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <i>// Look back to try to find a pre-index instruction. For example,</i></td></tr>
<tr><th id="2025">2025</th><td><i>  // add x0, x0, #8</i></td></tr>
<tr><th id="2026">2026</th><td><i>  // ldr x1, [x0]</i></td></tr>
<tr><th id="2027">2027</th><td><i>  //   merged into:</i></td></tr>
<tr><th id="2028">2028</th><td><i>  // ldr x1, [x0, #8]!</i></td></tr>
<tr><th id="2029">2029</th><td>  <a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnBackward' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt30findMatchingUpdateInsnBackwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj">findMatchingUpdateInsnBackward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UpdateLimit" title='UpdateLimit' data-use='m' data-ref="UpdateLimit" data-ref-filename="UpdateLimit">UpdateLimit</a>);</td></tr>
<tr><th id="2030">2030</th><td>  <b>if</b> (<a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#329E" title='E' data-ref="329E" data-ref-filename="329E">E</a>) {</td></tr>
<tr><th id="2031">2031</th><td>    <i>// Merge the update into the ld/st.</i></td></tr>
<tr><th id="2032">2032</th><td>    <a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a>, <i>/*IsPreIdx=*/</i><b>true</b>);</td></tr>
<tr><th id="2033">2033</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2034">2034</th><td>  }</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td>  <i>// The immediate in the load/store is scaled by the size of the memory</i></td></tr>
<tr><th id="2037">2037</th><td><i>  // operation. The immediate in the add we're looking for,</i></td></tr>
<tr><th id="2038">2038</th><td><i>  // however, is not, so adjust here.</i></td></tr>
<tr><th id="2039">2039</th><td>  <em>int</em> <dfn class="local col1 decl" id="331UnscaledOffset" title='UnscaledOffset' data-type='int' data-ref="331UnscaledOffset" data-ref-filename="331UnscaledOffset">UnscaledOffset</dfn> = <a class="tu ref fn" href="#_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" title='getLdStOffsetOp' data-use='c' data-ref="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL15getLdStOffsetOpRKN4llvm12MachineInstrE">getLdStOffsetOp</a>(<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI" data-ref-filename="328MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemScale' data-ref="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo11getMemScaleERKNS_12MachineInstrE">getMemScale</a>(<a class="local col8 ref" href="#328MI" title='MI' data-ref="328MI" data-ref-filename="328MI">MI</a>);</td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td>  <i>// Look forward to try to find a pre-index instruction. For example,</i></td></tr>
<tr><th id="2042">2042</th><td><i>  // ldr x1, [x0, #64]</i></td></tr>
<tr><th id="2043">2043</th><td><i>  // add x0, x0, #64</i></td></tr>
<tr><th id="2044">2044</th><td><i>  //   merged into:</i></td></tr>
<tr><th id="2045">2045</th><td><i>  // ldr x1, [x0, #64]!</i></td></tr>
<tr><th id="2046">2046</th><td>  <a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" title='(anonymous namespace)::AArch64LoadStoreOpt::findMatchingUpdateInsnForward' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt29findMatchingUpdateInsnForwardEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEij">findMatchingUpdateInsnForward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>, <a class="local col1 ref" href="#331UnscaledOffset" title='UnscaledOffset' data-ref="331UnscaledOffset" data-ref-filename="331UnscaledOffset">UnscaledOffset</a>, <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UpdateLimit" title='UpdateLimit' data-use='m' data-ref="UpdateLimit" data-ref-filename="UpdateLimit">UpdateLimit</a>);</td></tr>
<tr><th id="2047">2047</th><td>  <b>if</b> (<a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#329E" title='E' data-ref="329E" data-ref-filename="329E">E</a>) {</td></tr>
<tr><th id="2048">2048</th><td>    <i>// Merge the update into the ld/st.</i></td></tr>
<tr><th id="2049">2049</th><td>    <a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" title='(anonymous namespace)::AArch64LoadStoreOpt::mergeUpdateInsn' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt15mergeUpdateInsnEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_b">mergeUpdateInsn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#327MBBI" title='MBBI' data-ref="327MBBI" data-ref-filename="327MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#330Update" title='Update' data-ref="330Update" data-ref-filename="330Update">Update</a>, <i>/*IsPreIdx=*/</i><b>true</b>);</td></tr>
<tr><th id="2050">2050</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2051">2051</th><td>  }</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2054">2054</th><td>}</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock(llvm::MachineBasicBlock &amp; MBB, bool EnableNarrowZeroStOpt)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb">optimizeBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="332MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="332MBB" data-ref-filename="332MBB">MBB</dfn>,</td></tr>
<tr><th id="2057">2057</th><td>                                        <em>bool</em> <dfn class="local col3 decl" id="333EnableNarrowZeroStOpt" title='EnableNarrowZeroStOpt' data-type='bool' data-ref="333EnableNarrowZeroStOpt" data-ref-filename="333EnableNarrowZeroStOpt">EnableNarrowZeroStOpt</dfn>) {</td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td>  <em>bool</em> <dfn class="local col4 decl" id="334Modified" title='Modified' data-type='bool' data-ref="334Modified" data-ref-filename="334Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="2060">2060</th><td>  <i>// Four tranformations to do here:</i></td></tr>
<tr><th id="2061">2061</th><td><i>  // 1) Find loads that directly read from stores and promote them by</i></td></tr>
<tr><th id="2062">2062</th><td><i>  //    replacing with mov instructions. If the store is wider than the load,</i></td></tr>
<tr><th id="2063">2063</th><td><i>  //    the load will be replaced with a bitfield extract.</i></td></tr>
<tr><th id="2064">2064</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="2065">2065</th><td><i>  //        str w1, [x0, #4]</i></td></tr>
<tr><th id="2066">2066</th><td><i>  //        ldrh w2, [x0, #6]</i></td></tr>
<tr><th id="2067">2067</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="2068">2068</th><td><i>  //        str w1, [x0, #4]</i></td></tr>
<tr><th id="2069">2069</th><td><i>  //        lsr w2, w1, #16</i></td></tr>
<tr><th id="2070">2070</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="335MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col6 decl" id="336E" title='E' data-type='MachineBasicBlock::iterator' data-ref="336E" data-ref-filename="336E">E</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2071">2071</th><td>       <a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#336E" title='E' data-ref="336E" data-ref-filename="336E">E</a>;) {</td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE" title='isPromotableLoadFromStore' data-use='c' data-ref="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE" data-ref-filename="_ZL25isPromotableLoadFromStoreRN4llvm12MachineInstrE">isPromotableLoadFromStore</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a></span>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPromoteLoadFromStore' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPromoteLoadFromStore</a>(<span class='refarg'><a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a></span>))</td></tr>
<tr><th id="2073">2073</th><td>      <a class="local col4 ref" href="#334Modified" title='Modified' data-ref="334Modified" data-ref-filename="334Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="2074">2074</th><td>    <b>else</b></td></tr>
<tr><th id="2075">2075</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a>;</td></tr>
<tr><th id="2076">2076</th><td>  }</td></tr>
<tr><th id="2077">2077</th><td>  <i>// 2) Merge adjacent zero stores into a wider store.</i></td></tr>
<tr><th id="2078">2078</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="2079">2079</th><td><i>  //        strh wzr, [x0]</i></td></tr>
<tr><th id="2080">2080</th><td><i>  //        strh wzr, [x0, #2]</i></td></tr>
<tr><th id="2081">2081</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="2082">2082</th><td><i>  //        str wzr, [x0]</i></td></tr>
<tr><th id="2083">2083</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="2084">2084</th><td><i>  //        str wzr, [x0]</i></td></tr>
<tr><th id="2085">2085</th><td><i>  //        str wzr, [x0, #4]</i></td></tr>
<tr><th id="2086">2086</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="2087">2087</th><td><i>  //        str xzr, [x0]</i></td></tr>
<tr><th id="2088">2088</th><td>  <b>if</b> (<a class="local col3 ref" href="#333EnableNarrowZeroStOpt" title='EnableNarrowZeroStOpt' data-ref="333EnableNarrowZeroStOpt" data-ref-filename="333EnableNarrowZeroStOpt">EnableNarrowZeroStOpt</a>)</td></tr>
<tr><th id="2089">2089</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="337MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="337MBBI" data-ref-filename="337MBBI">MBBI</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="338E" title='E' data-type='MachineBasicBlock::iterator' data-ref="338E" data-ref-filename="338E">E</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2090">2090</th><td>         <a class="local col7 ref" href="#337MBBI" title='MBBI' data-ref="337MBBI" data-ref-filename="337MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#338E" title='E' data-ref="338E" data-ref-filename="338E">E</a>;) {</td></tr>
<tr><th id="2091">2091</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" title='isPromotableZeroStoreInst' data-use='c' data-ref="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE" data-ref-filename="_ZL25isPromotableZeroStoreInstRN4llvm12MachineInstrE">isPromotableZeroStoreInst</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#337MBBI" title='MBBI' data-ref="337MBBI" data-ref-filename="337MBBI">MBBI</a></span>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeZeroStInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeZeroStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeZeroStInst</a>(<span class='refarg'><a class="local col7 ref" href="#337MBBI" title='MBBI' data-ref="337MBBI" data-ref-filename="337MBBI">MBBI</a></span>))</td></tr>
<tr><th id="2092">2092</th><td>        <a class="local col4 ref" href="#334Modified" title='Modified' data-ref="334Modified" data-ref-filename="334Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="2093">2093</th><td>      <b>else</b></td></tr>
<tr><th id="2094">2094</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#337MBBI" title='MBBI' data-ref="337MBBI" data-ref-filename="337MBBI">MBBI</a>;</td></tr>
<tr><th id="2095">2095</th><td>    }</td></tr>
<tr><th id="2096">2096</th><td>  <i>// 3) Find loads and stores that can be merged into a single load or store</i></td></tr>
<tr><th id="2097">2097</th><td><i>  //    pair instruction.</i></td></tr>
<tr><th id="2098">2098</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="2099">2099</th><td><i>  //        ldr x0, [x2]</i></td></tr>
<tr><th id="2100">2100</th><td><i>  //        ldr x1, [x2, #8]</i></td></tr>
<tr><th id="2101">2101</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="2102">2102</th><td><i>  //        ldp x0, x1, [x2]</i></td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <b>if</b> (<a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>()) {</td></tr>
<tr><th id="2105">2105</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="2106">2106</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveIns' data-ref="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>);</td></tr>
<tr><th id="2107">2107</th><td>  }</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="339MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="339MBBI" data-ref-filename="339MBBI">MBBI</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="340E" title='E' data-type='MachineBasicBlock::iterator' data-ref="340E" data-ref-filename="340E">E</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2110">2110</th><td>       <a class="local col9 ref" href="#339MBBI" title='MBBI' data-ref="339MBBI" data-ref-filename="339MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#340E" title='E' data-ref="340E" data-ref-filename="340E">E</a>;) {</td></tr>
<tr><th id="2111">2111</th><td>    <i>// Track currently live registers up to this point, to help with</i></td></tr>
<tr><th id="2112">2112</th><td><i>    // searching for a rename register on demand.</i></td></tr>
<tr><th id="2113">2113</th><td>    <a class="tu ref fn" href="#_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='updateDefinedRegisters' data-use='c' data-ref="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL22updateDefinedRegistersRN4llvm12MachineInstrERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">updateDefinedRegisters</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#339MBBI" title='MBBI' data-ref="339MBBI" data-ref-filename="339MBBI">MBBI</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='a' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a></span>, <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="2114">2114</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a>-&gt;<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#339MBBI" title='MBBI' data-ref="339MBBI" data-ref-filename="339MBBI">MBBI</a>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToPairLdStInst' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt17tryToPairLdStInstERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToPairLdStInst</a>(<span class='refarg'><a class="local col9 ref" href="#339MBBI" title='MBBI' data-ref="339MBBI" data-ref-filename="339MBBI">MBBI</a></span>))</td></tr>
<tr><th id="2115">2115</th><td>      <a class="local col4 ref" href="#334Modified" title='Modified' data-ref="334Modified" data-ref-filename="334Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="2116">2116</th><td>    <b>else</b></td></tr>
<tr><th id="2117">2117</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#339MBBI" title='MBBI' data-ref="339MBBI" data-ref-filename="339MBBI">MBBI</a>;</td></tr>
<tr><th id="2118">2118</th><td>  }</td></tr>
<tr><th id="2119">2119</th><td>  <i>// 4) Find base register updates that can be merged into the load or store</i></td></tr>
<tr><th id="2120">2120</th><td><i>  //    as a base-reg writeback.</i></td></tr>
<tr><th id="2121">2121</th><td><i>  //      e.g.,</i></td></tr>
<tr><th id="2122">2122</th><td><i>  //        ldr x0, [x2]</i></td></tr>
<tr><th id="2123">2123</th><td><i>  //        add x2, x2, #4</i></td></tr>
<tr><th id="2124">2124</th><td><i>  //        ; becomes</i></td></tr>
<tr><th id="2125">2125</th><td><i>  //        ldr x0, [x2], #4</i></td></tr>
<tr><th id="2126">2126</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="341MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="341MBBI" data-ref-filename="341MBBI">MBBI</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col2 decl" id="342E" title='E' data-type='MachineBasicBlock::iterator' data-ref="342E" data-ref-filename="342E">E</dfn> = <a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB" data-ref-filename="332MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2127">2127</th><td>       <a class="local col1 ref" href="#341MBBI" title='MBBI' data-ref="341MBBI" data-ref-filename="341MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#342E" title='E' data-ref="342E" data-ref-filename="342E">E</a>;) {</td></tr>
<tr><th id="2128">2128</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE" title='isMergeableLdStUpdate' data-use='c' data-ref="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE" data-ref-filename="_ZL21isMergeableLdStUpdateRN4llvm12MachineInstrE">isMergeableLdStUpdate</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#341MBBI" title='MBBI' data-ref="341MBBI" data-ref-filename="341MBBI">MBBI</a></span>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::AArch64LoadStoreOpt::tryToMergeLdStUpdate' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20tryToMergeLdStUpdateERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">tryToMergeLdStUpdate</a>(<span class='refarg'><a class="local col1 ref" href="#341MBBI" title='MBBI' data-ref="341MBBI" data-ref-filename="341MBBI">MBBI</a></span>))</td></tr>
<tr><th id="2129">2129</th><td>      <a class="local col4 ref" href="#334Modified" title='Modified' data-ref="334Modified" data-ref-filename="334Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="2130">2130</th><td>    <b>else</b></td></tr>
<tr><th id="2131">2131</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#341MBBI" title='MBBI' data-ref="341MBBI" data-ref-filename="341MBBI">MBBI</a>;</td></tr>
<tr><th id="2132">2132</th><td>  }</td></tr>
<tr><th id="2133">2133</th><td></td></tr>
<tr><th id="2134">2134</th><td>  <b>return</b> <a class="local col4 ref" href="#334Modified" title='Modified' data-ref="334Modified" data-ref-filename="334Modified">Modified</a>;</td></tr>
<tr><th id="2135">2135</th><td>}</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64LoadStoreOpt::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="343Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="343Fn" data-ref-filename="343Fn">Fn</dfn>) {</td></tr>
<tr><th id="2138">2138</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#343Fn" title='Fn' data-ref="343Fn" data-ref-filename="343Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="2139">2139</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..Subtarget">Subtarget</a> = &amp;<b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(<a class="local col3 ref" href="#343Fn" title='Fn' data-ref="343Fn" data-ref-filename="343Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="2142">2142</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TII" title='(anonymous namespace)::AArch64LoadStoreOpt::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TII" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TII">TII</a> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a> *&gt;(<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..Subtarget">Subtarget</a>-&gt;<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" title='llvm::AArch64Subtarget::getInstrInfo' data-ref="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="2143">2143</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..Subtarget">Subtarget</a>-&gt;<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2144">2144</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::AA" title='(anonymous namespace)::AArch64LoadStoreOpt::AA' data-use='w' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::AA" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..AA">AA</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass" data-ref-filename="llvm..AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref fn" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" data-ref-filename="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="2145">2145</th><td></td></tr>
<tr><th id="2146">2146</th><td>  <i>// Resize the modified and used register unit trackers.  We do this once</i></td></tr>
<tr><th id="2147">2147</th><td><i>  // per function and then clear the register units each time we optimize a load</i></td></tr>
<tr><th id="2148">2148</th><td><i>  // or store.</i></td></tr>
<tr><th id="2149">2149</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="2150">2150</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" title='(anonymous namespace)::AArch64LoadStoreOpt::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::UsedRegUnits" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="2151">2151</th><td>  <a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" title='(anonymous namespace)::AArch64LoadStoreOpt::DefinedInBB' data-use='m' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::DefinedInBB" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..DefinedInBB">DefinedInBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::TRI" title='(anonymous namespace)::AArch64LoadStoreOpt::TRI' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::TRI" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..TRI">TRI</a>);</td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td>  <em>bool</em> <dfn class="local col4 decl" id="344Modified" title='Modified' data-type='bool' data-ref="344Modified" data-ref-filename="344Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="2154">2154</th><td>  <em>bool</em> <dfn class="local col5 decl" id="345enableNarrowZeroStOpt" title='enableNarrowZeroStOpt' data-type='bool' data-ref="345enableNarrowZeroStOpt" data-ref-filename="345enableNarrowZeroStOpt">enableNarrowZeroStOpt</dfn> = !<a class="tu member field" href="#(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" title='(anonymous namespace)::AArch64LoadStoreOpt::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv" title='llvm::AArch64Subtarget::requiresStrictAlign' data-ref="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget19requiresStrictAlignEv">requiresStrictAlign</a>();</td></tr>
<tr><th id="2155">2155</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="346MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="346MBB" data-ref-filename="346MBB">MBB</dfn> : <a class="local col3 ref" href="#343Fn" title='Fn' data-ref="343Fn" data-ref-filename="343Fn">Fn</a>) {</td></tr>
<tr><th id="2156">2156</th><td>    <em>auto</em> <dfn class="local col7 decl" id="347M" title='M' data-type='bool' data-ref="347M" data-ref-filename="347M">M</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::AArch64LoadStoreOpt::optimizeBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOpt13optimizeBlockERN4llvm17MachineBasicBlockEb">optimizeBlock</a>(<span class='refarg'><a class="local col6 ref" href="#346MBB" title='MBB' data-ref="346MBB" data-ref-filename="346MBB">MBB</a></span>, <a class="local col5 ref" href="#345enableNarrowZeroStOpt" title='enableNarrowZeroStOpt' data-ref="345enableNarrowZeroStOpt" data-ref-filename="345enableNarrowZeroStOpt">enableNarrowZeroStOpt</a>);</td></tr>
<tr><th id="2157">2157</th><td>    <a class="local col4 ref" href="#344Modified" title='Modified' data-ref="344Modified" data-ref-filename="344Modified">Modified</a> |= <a class="local col7 ref" href="#347M" title='M' data-ref="347M" data-ref-filename="347M">M</a>;</td></tr>
<tr><th id="2158">2158</th><td>  }</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td>  <b>return</b> <a class="local col4 ref" href="#344Modified" title='Modified' data-ref="344Modified" data-ref-filename="344Modified">Modified</a>;</td></tr>
<tr><th id="2161">2161</th><td>}</td></tr>
<tr><th id="2162">2162</th><td></td></tr>
<tr><th id="2163">2163</th><td><i>// FIXME: Do we need/want a pre-alloc pass like ARM has to try to keep loads and</i></td></tr>
<tr><th id="2164">2164</th><td><i>// stores near one another?  Note: The pre-RA instruction scheduler already has</i></td></tr>
<tr><th id="2165">2165</th><td><i>// hooks to try and schedule pairable loads/stores together to improve pairing</i></td></tr>
<tr><th id="2166">2166</th><td><i>// opportunities.  Thus, pre-RA pairing pass may not be worth the effort.</i></td></tr>
<tr><th id="2167">2167</th><td><i></i></td></tr>
<tr><th id="2168">2168</th><td><i>// FIXME: When pairing store instructions it's very possible for this pass to</i></td></tr>
<tr><th id="2169">2169</th><td><i>// hoist a store with a KILL marker above another use (without a KILL marker).</i></td></tr>
<tr><th id="2170">2170</th><td><i>// The resulting IR is invalid, but nothing uses the KILL markers after this</i></td></tr>
<tr><th id="2171">2171</th><td><i>// pass, so it's never caused a problem in practice.</i></td></tr>
<tr><th id="2172">2172</th><td><i></i></td></tr>
<tr><th id="2173">2173</th><td><i>/// createAArch64LoadStoreOptimizationPass - returns an instance of the</i></td></tr>
<tr><th id="2174">2174</th><td><i>/// load / store optimization pass.</i></td></tr>
<tr><th id="2175">2175</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm38createAArch64LoadStoreOptimizationPassEv" title='llvm::createAArch64LoadStoreOptimizationPass' data-ref="_ZN4llvm38createAArch64LoadStoreOptimizationPassEv" data-ref-filename="_ZN4llvm38createAArch64LoadStoreOptimizationPassEv">createAArch64LoadStoreOptimizationPass</dfn>() {</td></tr>
<tr><th id="2176">2176</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64LoadStoreOpt" title='(anonymous namespace)::AArch64LoadStoreOpt' data-ref="(anonymousnamespace)::AArch64LoadStoreOpt" data-ref-filename="(anonymousnamespace)..AArch64LoadStoreOpt">AArch64LoadStoreOpt</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev" title='(anonymous namespace)::AArch64LoadStoreOpt::AArch64LoadStoreOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev">(</a>);</td></tr>
<tr><th id="2177">2177</th><td>}</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>