Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:52:28 2015
| Host              : xsjrdevl15 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : sv_chip1_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/dout_2_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/in_l_im[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_0/dout_1_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/in_l_re[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/dout_2_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/in_l_im[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_1/dout_1_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/in_l_re[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/dout_2_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_l_im[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_2/dout_1_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/in_l_re[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/dout_2_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/in_l_im[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_3/dout_1_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/in_l_re[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_2_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/in_l_im[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/limxrim_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (tm3_clk_v0 rise@4.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.319ns (43.792%)  route 1.693ns (56.209%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.531 - 4.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.466     1.694    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.927 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[1]/Q
                         net (fo=22, unplaced)        0.489     2.416    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/in_l_re[1]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[2]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.123     2.539 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[2]_i_3/O
                         net (fo=1, unplaced)         0.274     2.813    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[2]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[2]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     3.015 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     3.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[2]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[6]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.076 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.076    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[6]_i_3_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_14/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.249 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_14/O[1]
                         net (fo=5, unplaced)         0.379     3.628    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_14_n_6
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[10]_i_10/I2
                         LUT4 (Prop_lut4_I2_O)        0.125     3.753 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[10]_i_10/O
                         net (fo=1, unplaced)         0.270     4.023    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[10]_i_10_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[10]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.066 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.274     4.340    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[10]_i_2_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[10]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     4.533 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.533    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[10]_i_1_n_0
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.706 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.706    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg0[12]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     4.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562     4.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     5.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     5.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.443     5.531    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[12]/C
                         clock pessimism              0.140     5.671    
                         clock uncertainty           -0.035     5.636    
                         FDRE (Setup_fdre_C_D)        0.055     5.691    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.984    




