// Seed: 1431301736
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4
);
  always @(posedge 1 or 1) id_4 = (1);
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output logic id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input wor id_6,
    input logic id_7,
    output supply0 id_8
);
  always @(posedge id_1) begin
    fork
      for (id_8 = id_7; id_7; id_8 = 1) begin
        id_2 <= #1 "";
      end
      id_10(1);
    join
  end
  assign id_8 = 1'b0 == 1 || 1;
  module_0(
      id_3, id_1, id_1, id_0, id_8
  );
  wire id_11;
  always @(posedge 1'h0 == id_5) begin
    id_2 = id_7;
    disable id_12;
  end
endmodule
