{
    "code": "module TopModule (\n    input logic clk,             // Clock signal, active on positive edge\n    input logic reset,           // Active-high synchronous reset\n    output logic [31:0] q        // 32-bit output, unsigned\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 32'h1;\n        end else begin\n            q <= {q[30:0], q[0] ? (q[31] ^ q[21] ^ q[1] ^ 1'b1) : 1'b0};\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations_used": 2
}