
@article{abeyrathna2019regression,
  title = {The Regression Tsetlin Machine: {{A}} Tsetlin Machine for Continuous Output Problems},
  author = {Abeyrathna, K. Darshana and Granmo, Ole-Christoffer and Jiao, Lei and Goodwin, Morten},
  year = {2019},
  month = may,
  archiveprefix = {arXiv},
  arxivid = {1905.04206},
  eprint = {1905.04206},
  eprinttype = {arxiv}
}

@article{abeyrathna2019scheme,
  title = {A Scheme for Continuous Input to the Tsetlin Machine with Applications to Forecasting Disease Outbreaks},
  author = {Abeyrathna, K. Darshana and Granmo, Ole-Christoffer and Zhang, Xuan and Goodwin, Morten},
  year = {2019},
  month = may,
  archiveprefix = {arXiv},
  arxivid = {1905.04199},
  eprint = {1905.04199},
  eprinttype = {arxiv}
}

@article{abeyrathna2020extending,
  title = {Extending the {{Tsetlin Machine With Integer}}-{{Weighted Clauses}} for {{Increased Interpretability}}},
  author = {Abeyrathna, K. Darshana and Granmo, Ole-Christoffer and Goodwin, Morten},
  year = {2020},
  month = may,
  archiveprefix = {arXiv},
  eprint = {2005.05131},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence},
  primaryclass = {cs},
  journal = {arXiv:2005.05131 [cs]}
}

@article{abeyrathna2020massively,
  title = {Massively {{Parallel}} and {{Asynchronous Tsetlin Machine Architecture Supporting Almost Constant}}-{{Time Scaling}}},
  author = {Abeyrathna, K. Darshana and Bhattarai, Bimal and Goodwin, Morten and Gorji, Saeed and Granmo, Ole-Christoffer and Jiao, Lei and Saha, Rupsa and Yadav, Rohan K.},
  year = {2020},
  month = sep,
  archiveprefix = {arXiv},
  eprint = {2009.04861},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning},
  primaryclass = {cs},
  journal = {arXiv:2009.04861 [cs]}
}

@inproceedings{abeyrathna2020novel,
  title = {A {{Novel Multi}}-{{Step Finite}}-{{State Automaton}} for {{Arbitrarily Deterministic Tsetlin Machine Learning}}},
  booktitle = {Proc. 40th {{SGAI}} Int. {{Conf}}. {{Artif}}. {{Intell}}.},
  author = {Abeyrathna, K. Darshana and Granmo, Ole-Christoffer and Shafik, Rishad and Yakovlev, Alex and Wheeldon, Adrian and Lei, Jie and Goodwin, Morten},
  year = {2020},
  month = jul,
  volume = {7},
  doi = {10.1007/978-3-030-63799-6_8}
}

@article{abeyrathna2020regression,
  title = {A {{Regression Tsetlin Machine}} with {{Integer Weighted Clauses}} for {{Compact Pattern Representation}}},
  author = {Abeyrathna, K. Darshana and Granmo, Ole-Christoffer and Goodwin, Morten},
  year = {2020},
  month = feb,
  archiveprefix = {arXiv},
  eprint = {2002.01245},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning,Statistics - Machine Learning},
  primaryclass = {cs, stat},
  journal = {arXiv:2002.01245 [cs, stat]}
}

@inproceedings{acar2019digital,
  title = {A Digital Random Number Generator Based on Irregular Sampling of Regular Waveform},
  booktitle = {Prooceedings 2019 {{IEEE}} 10th Lat. {{Am}}. {{Symp}}. {{Circuits}} Syst. {{LASCAS}} 2019},
  author = {Acar, Burak and Ergun, Salih},
  year = {2019},
  month = mar,
  pages = {221--224},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/LASCAS.2019.8667580},
  isbn = {978-1-72810-452-2}
}

@article{agustin2015indepth,
  title = {An In-Depth Analysis of Ring Oscillators: {{Exploiting}} Their Configurable Duty-Cycle},
  author = {Agustin, Javier and {Lopez-Vallejo}, Marisa},
  year = {2015},
  month = oct,
  volume = {62},
  pages = {2485--2494},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  issn = {15498328},
  doi = {10.1109/TCSI.2015.2476300},
  journal = {IEEE Trans Circuits Syst Regul Pap},
  keywords = {Bias voltage scheme,Duty cycle,Ring oscillator,Transistor sizing},
  number = {10}
}

@inproceedings{ahadspeech,
  title = {Speech Recognition Using Multilayer Perceptron},
  booktitle = {{{IEEE}} Students Conf. {{ISCON}} '02. {{Proceedings}}.},
  author = {Ahad, A. and Fayyaz, A. and Mehmood, T.},
  volume = {1},
  pages = {103--109},
  publisher = {{IEEE}},
  doi = {10.1109/ISCON.2002.1215948},
  isbn = {0-7803-7505-X}
}

@inproceedings{akgun2007current,
  title = {Current Sensing Completion Detection for Subthreshold Asynchronous Circuits},
  booktitle = {2007 18th Eur. {{Conf}}. {{Circuit}} Theory Des.},
  author = {Akgun, Omer Can and Leblebici, Yusuf and Vittoz, Eric A.},
  year = {2007},
  month = aug,
  pages = {376--379},
  publisher = {{IEEE}},
  doi = {10.1109/ECCTD.2007.4529611},
  isbn = {978-1-4244-1341-6},
  keywords = {asynchronous,Completion detection,self-timed,subthreshold}
}

@inproceedings{akgun2010minimumenergy,
  title = {Minimum-Energy Sub-Threshold Self-Timed Circuits: {{Design}} Methodology and a Case Study},
  booktitle = {2010 {{IEEE}} Symp. {{Asynchronous}} Circuits Syst.},
  author = {Akgun, Omer Can and Rodrigues, Joachim and Spars?, Jens},
  year = {2010},
  pages = {41--51},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2010.17},
  isbn = {978-1-4244-6859-1}
}

@article{akgun2011energyminimum,
  title = {Energy-Minimum Sub-Threshold Self-Timed Circuits Using Current-Sensing Completion Detection},
  author = {Akgun, O.C. and Rodrigues, J.N. and Spars{\o}, J.},
  year = {2011},
  volume = {5},
  pages = {342},
  issn = {17518601},
  doi = {10.1049/iet-cdt.2010.0118},
  journal = {IET Comput Digit Tech},
  number = {4}
}

@inproceedings{akgun2018asynchronous,
  title = {An Asynchronous Pipelined Time-to-Digital Converter Using Time-Domain Subtraction},
  booktitle = {2018 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Akgun, Omer Can},
  year = {2018},
  month = may,
  pages = {1--5},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2018.8351554},
  isbn = {978-1-5386-4881-0}
}

@article{alioto2012ultralow,
  title = {Ultra-Low Power {{VLSI}} Circuit Design Demystified and Explained: {{A}} Tutorial},
  author = {Alioto, M.},
  year = {2012},
  month = jan,
  volume = {59},
  pages = {3--29},
  issn = {1549-8328},
  doi = {10.1109/TCSI.2011.2177004},
  journal = {IEEE Trans Circuits Syst Regul Pap},
  number = {1}
}

@article{amaru2013bdsmaj,
  title = {{{BDS}}-{{MAJ}}: {{A BDD}}-Based Logic Synthesis Tool Exploiting Majority Logic Decomposition},
  author = {Amaru, L. and Gaillardon, P.-E. and De Micheli, Giovanni},
  year = {2013},
  pages = {1--6},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  issn = {0738-100X},
  doi = {10.1145/2463209.2488792},
  isbn = {9781450320719},
  journal = {Autom Conf DAC 2013 50th ACM EDAC IEEE},
  keywords = {AND-OR-intensive,BDD,BDD structure,BDD-based logic synthesis tool,BDS-MAJ,binary decision diagram,CMOS circuit,CMOS logic circuits,Data structures,datapath circuit,datapath logic,Decomposition,delay circuit,delay circuits,Delays,Equations,functional logic decomposition,logic design,Logic functions,Logic Synthesis,Majority Logic,optimisation,Optimization,optimization system,random control logic,Standards,synopsys design compiler synthesis tool,XOR-MAJ-intensive},
  number = {i}
}

@article{amaru2014majorityinverter,
  title = {Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization},
  author = {Amar{\'u}, Luca and Gaillardon, PE and Micheli, Giovanni De},
  year = {2014},
  pages = {1--6},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  issn = {0738100X},
  doi = {10.1145/2593069.2593158},
  isbn = {9781450327305},
  journal = {Dac},
  keywords = {boolean algebra,dag,logic synthesis,majority logic}
}

@inproceedings{andersson201435,
  title = {A 35 {{fJ}}/Bit-Access Sub-{{VT}} Memory Using a Dual-Bit Area-Optimized Standard-Cell in 65 Nm {{CMOS}}},
  booktitle = {Eur. {{Solid}}-State Circuits Conf.},
  author = {Andersson, Oskar and Mohammadi, Babak and Meinerzhagen, Pascal and Rodrigues, Joachim Neves},
  year = {2014},
  month = sep,
  pages = {243--246},
  publisher = {{IEEE}},
  issn = {19308833},
  doi = {10.1109/ESSCIRC.2014.6942067},
  isbn = {978-1-4799-5694-4}
}

@article{andersson2016ultra,
  title = {Ultra Low Voltage Synthesizable Memories: {{A}} Trade-off Discussion in 65 Nm {{CMOS}}},
  author = {Andersson, Oskar and Mohammadi, Babak and Meinerzhagen, Pascal and Burg, Andreas and Rodrigues, Joachim Neves},
  year = {2016},
  month = jun,
  volume = {63},
  pages = {806--817},
  issn = {15498328},
  doi = {10.1109/TCSI.2016.2537931},
  journal = {IEEE Trans Circuits Syst Regul Pap},
  keywords = {Low-power,SCM,SRAM,sub-threshold,ultra-low voltage},
  number = {6}
}

@article{aniketbadhanconvolutionalneuralnetwork,
  title = {Convolutional-Neural-Network (Verilog)},
  author = {{AniketBadhan}}
}

@article{ardakani2015vlsi,
  title = {{{VLSI}} Implementation of Deep Neural Network Using Integral Stochastic Computing},
  author = {Ardakani, Arash and {Leduc-Primeau}, Fran{\c c}ois and Onizawa, Naoya and Hanyu, Takahiro and Gross, Warren J.},
  year = {2015},
  month = sep,
  doi = {10.1109/tvlsi.2017.2654298},
  archiveprefix = {arXiv},
  arxivid = {1509.08972},
  eprint = {1509.08972},
  eprinttype = {arxiv}
}

@techreport{arm2020,
  title = {Arm {{AI}} Platform Solutions Brief},
  year = {2020},
  institution = {{Arm Limited}},
  keywords = {trillium}
}

@inproceedings{bae2020present,
  title = {The {{Present}} and {{Future}} of {{Continual Learning}}},
  booktitle = {2020 {{International Conference}} on {{Information}} and {{Communication Technology Convergence}} ({{ICTC}})},
  author = {Bae, H. and Song, S. and Park, J.},
  year = {2020},
  month = oct,
  pages = {1193--1195},
  issn = {2162-1233},
  doi = {10.1109/ICTC49870.2020.9289549},
  keywords = {Benchmark testing,catastrophic forgetting,continual lifelong learning,Convergence,incremental multi-task classification,Information and communication technology,Machine learning,Medical services,Robots,Task analysis}
}

@inproceedings{bai2016ultrarobust,
  title = {Ultra-Robust Null Convention Logic Circuit with Emerging Domain Wall Devices},
  booktitle = {Proc. 26th Ed. {{Gt}}. {{Lakes}} Symp. {{VLSI}} - {{GLSVLSI}} '16},
  author = {Bai, Yu and Hu, Bo and Kuang, Weidong and Lin, Mingjie},
  year = {2016},
  doi = {10.1145/2902961.2903019},
  isbn = {978-1-4503-4274-2}
}

@inproceedings{bainbridge2003delayinsensitive,
  title = {Delay-Insensitive, Point-to-Point Interconnect Using m-of-n Codes},
  booktitle = {Ninth Int. {{Symp}}. {{Asynchronous}} Circuits Syst. 2003. {{Proceedings}}.},
  author = {Bainbridge, W.J. and Toms, W.B. and Edwards, D.A. and Furber, S.B.},
  year = {2003},
  pages = {132--140},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ASYNC.2003.1199173},
  isbn = {0-7695-1898-2}
}

@article{bainbridgeasynchronous,
  title = {Asynchronous Macrocell Interconnect Using {{MARBLE}}},
  author = {Bainbridge, W J and Furber, S B}
}

@article{balasubramanian2016asynchronous,
  title = {An Asynchronous Early Output Full Adder and a Relative-Timed Ripple Carry Adder},
  author = {Balasubramanian, P and Mastorakis, N E},
  year = {2016},
  volume = {15},
  pages = {91--101}
}

@article{balasubramanianselftimed,
  title = {Self-Timed Realization of Combinational Logic},
  author = {Balasubramanian, P. and Edwards, D. A.},
  journal = {Proc. 19 th int. Work. Log. Synth.}
}

@inproceedings{banbury2020benchmarking,
  title = {Benchmarking {{TinyML}} Systems: {{Challenges}} and Direction},
  booktitle = {Proc. 3rd {{MLSys}} Conf.},
  author = {Banbury, Colby R and Reddi, Vijay Janapa and Lam, Max and Fu, William and Fazel, Amin and Holleman, Jeremy and Huang, Xinyuan and Hurtado, Robert and Kanter, David and Lokhmotov, Anton and Patterson, David and Pau, Danilo and Seo, Jae-sun and Sieracki, Jeff and Thakker, Urmish and Verhelst, Marian and Yadav, Poonam},
  year = {2020},
  address = {{Austin, TX, USA}},
  archiveprefix = {arXiv},
  arxivid = {2003.04821},
  eprint = {2003.04821},
  eprinttype = {arxiv}
}

@article{bardsley2000balsa,
  title = {The Balsa Asynchronous Circuit Synthesis System},
  author = {Bardsley, A and Edwards, D A},
  year = {2000},
  journal = {Forum Lang}
}

@article{baz2011selftimed,
  title = {Self-Timed {{SRAM}} for Energy Harvesting Systems},
  author = {Baz, Abdullah and Shang, Delong and Xia, Fei and Yakovlev, Alex},
  year = {2011},
  doi = {10.1007/978-3-642-17752-1_11},
  journal = {J. Low Power Electron.}
}

@inproceedings{beer2014metastability,
  title = {Metastability in Better-than-Worst-Case Designs},
  booktitle = {2014 20th {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Beer, Salomon and Cannizzaro, Marco and Cortadella, Jordi and Ginosar, Ran and Lavagno, Luciano},
  year = {2014},
  month = may,
  pages = {101--102},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2014.21},
  isbn = {978-1-4799-3789-9}
}

@article{berge2018using,
  title = {Using the {{Tsetlin Machine}} to {{Learn Human}}-{{Interpretable Rules}} for {{High}}-{{Accuracy Text Categorization}} with {{Medical Applications}}},
  author = {Berge, Geir Thore and Granmo, Ole-Christoffer and Tveit, Tor Oddbj{\o}rn and Goodwin, Morten and Jiao, Lei and Matheussen, Bernt Viggo},
  year = {2018},
  month = sep,
  archiveprefix = {arXiv},
  arxivid = {1809.04547},
  eprint = {1809.04547},
  eprinttype = {arxiv},
  keywords = {Computer Science - Machine Learning,Statistics - Machine Learning},
  primaryclass = {cs, stat},
  journal = {arXiv:1809.04547 [cs, stat]}
}

@inproceedings{bhadra2013low,
  title = {A Low Power {{UART}} Design Based on Asynchronous Techniques},
  booktitle = {2013 {{IEEE}} 56th Int. {{Midwest}} Symp. {{Circuits}} Syst.},
  author = {Bhadra, Dipanjan and Vij, Vikas S. and Stevens, Kenneth S.},
  year = {2013},
  month = aug,
  pages = {21--24},
  publisher = {{IEEE}},
  doi = {10.1109/MWSCAS.2013.6674575},
  isbn = {978-1-4799-0066-4},
  keywords = {Asynchronous Circuits,Relative Timing,UART,Universal Asynchronous Receiver Transmitter}
}

@article{bhattarai2020measuring,
  title = {Measuring the {{Novelty}} of {{Natural Language Text Using}} the {{Conjunctive Clauses}} of a {{Tsetlin Machine Text Classifier}}},
  author = {Bhattarai, Bimal and Granmo, Ole-Christoffer and Jiao, Lei},
  year = {2020},
  month = nov,
  archiveprefix = {arXiv},
  eprint = {2011.08755},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Computation and Language,Computer Science - Machine Learning,I.2,I.5,I.7},
  primaryclass = {cs},
  journal = {arXiv:2011.08755 [cs]}
}

@article{bioch1995decompositions,
  title = {Decompositions of Positive Self-Dual Boolean Functions},
  author = {Bioch, Jan C and Ibaraki, Toshihide},
  year = {1995},
  volume = {140},
  pages = {23--46},
  issn = {0012365X},
  doi = {10.1016/0012-365X(94)00053-L},
  journal = {Discrete Math.},
  keywords = {Coteries,Decomposition of self-dual functions,Dual-minor functions,Monotone Boolean functions,Mutual exclusion,Positive Boolean functions,Self-dual functions},
  number = {1-3}
}

@article{biochminimum,
  title = {Minimum Self-Dual Decompositions of Positive Dual-Minor {{Boolean}} Functions},
  author = {Bioch, Jan and Ibaraki, Toshihide}
}

@article{bittwarefpga,
  title = {{{FPGA}} Acceleration of Convolutional Neural Networks},
  author = {{Bittware}}
}

@article{blakely2020closedform,
  title = {Closed-{{Form Expressions}} for {{Global}} and {{Local Interpretation}} of {{Tsetlin Machines}} with {{Applications}} to {{Explaining High}}-{{Dimensional Data}}},
  author = {Blakely, Christian D. and Granmo, Ole-Christoffer},
  year = {2020},
  month = jul,
  archiveprefix = {arXiv},
  eprint = {2007.13885},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning,Statistics - Machine Learning},
  primaryclass = {cs, stat},
  journal = {arXiv:2007.13885 [cs, stat]}
}

@inproceedings{blunno2000automated,
  title = {Automated Synthesis of Micro-Pipelines from Behavioral {{Verilog HDL}}},
  booktitle = {Proc. - Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Blunno, Ivan and Lavagno, Luciano},
  year = {2000},
  pages = {84--92},
  publisher = {{IEEE Comput. Soc}},
  issn = {15228681},
  doi = {10.1109/ASYNC.2000.836967},
  isbn = {0-7695-0586-4}
}

@inproceedings{blunno2004designing,
  title = {Designing an Asynchronous Microcontroller Using {{Pipefitter}}},
  booktitle = {Proceedings. {{IEEE}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{VLSI}} Comput. {{Process}}.},
  author = {Blunno, Ivan and Lavagno, Luciano},
  year = {2004},
  pages = {488--493},
  publisher = {{IEEE Comput. Soc}},
  issn = {10638210},
  keywords = {Asynchronous design flow,Design methodology,Globally asynchronous locally synchronous,Micropipeline}
}

@inproceedings{blunno2004designinga,
  title = {Designing an Asynchronous Microcontroller Using {{Pipefitter}}},
  booktitle = {Proceedings. {{IEEE}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{VLSI}} Comput. {{Process}}.},
  author = {Blunno, Ivan and Lavagno, Luciano},
  year = {2004},
  pages = {488--493},
  publisher = {{IEEE Comput. Soc}},
  issn = {10638210},
  keywords = {Asynchronous design flow,Design methodology,Globally asynchronous locally synchronous,Micropipeline}
}

@inproceedings{blunnoautomated,
  title = {Automated Synthesis of Micro-Pipelines from Behavioral {{Verilog HDL}}},
  booktitle = {Proc. {{Sixth}} Int. {{Symp}}. {{Adv}}. {{Res}}. {{Asynchronous}} Circuits Syst. ({{ASYNC}} 2000) (Cat. {{No}}. {{PR00586}})},
  author = {Blunno, I. and Lavagno, L.},
  pages = {84--92},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ASYNC.2000.836967},
  isbn = {0-7695-0586-4}
}

@inproceedings{botman2014bellevue,
  title = {Bellevue: {{A 50MHz}} Variable-Width {{SIMD}} 32bit Microcontroller at 0.{{37V}} for Processing-Intensive Wireless Sensor Nodes},
  booktitle = {2014 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Botman, F and {de Vos}, J and Bernard, S and Stas, F and Legat, J D and Bol, D},
  year = {2014},
  month = jun,
  pages = {1207--1210},
  issn = {0271-4302},
  doi = {10.1109/ISCAS.2014.6865358},
  keywords = {Bellevue microcontroller,Clocks,CMOS digital integrated circuits,CMOS image sensors,embedded microcontroller,energy harvesting,energy harvesting SoC,frequency 50 MHz,Internet of Things,Logic gates,low-power high-performance computing core,LP-GP CMOS process,microcontrollers,Microcontrollers,near-threshold/subthreshold logic,pipeline processing,Pipelines,power 1.55 muW,power aware computing,processing-intensive wireless sensor node,sleep mode,Switches,system-on-chip,System-on-chip,system-on-chip (SoC),system-on-chip CMOS imager,ultralow power,ultralow voltage,variability mitigation,variable-width SIMD pipeline,video monitoring application,VLSI,voltage 0.37 V,voltage scaling,wireless sensor networks,Wireless sensor networks,word length 32 bit}
}

@inproceedings{brej2006early,
  title = {Early Output Logic Using Anti-Tokens},
  booktitle = {Proc. {{IEEE}}/{{ACM}} Int. {{Conf}}. {{Comput}}. {{Des}}.},
  author = {Brej, C F and Garside, J D},
  year = {2006},
  pages = {158--163}
}

@inproceedings{brzozowskitesting,
  title = {Testing {{C}}-Elements Is Not Elementary},
  booktitle = {Proc. {{Second}} Work. {{Conf}}. {{Asynchronous}} Des. {{Methodol}}.},
  author = {Brzozowski, J.A. and Raahemifar, K.},
  pages = {150--159},
  publisher = {{IEEE Comput. Soc. Press}},
  doi = {10.1109/WCADM.1995.514652},
  isbn = {0-8186-7098-3}
}

@article{bufistov2010performance,
  title = {Performance Optimization of Elastic Systems},
  author = {Bufistov, Dmitry},
  year = {2010}
}

@article{burnsasynchronous,
  title = {An Asynchronous Synthesis Toolset Using Verilog},
  author = {Burns, Frank and Shang, Delong and Koelmans, Albert and Yakovlev, Alex}
}

@article{burr1987speech,
  title = {Speech Recognition Experiments with Perceptrons},
  author = {Burr, D.J.},
  year = {1987},
  pages = {144--153},
  journal = {Proc 1987 Int Conf Neural Inf Process Syst}
}

@article{burrello2020hyperdimensional,
  title = {Hyperdimensional Computing with Local Binary Patterns: {{One}}-Shot Learning of Seizure Onset and Identification of Ictogenic Brain Regions Using Short-Time {{iEEG}} Recordings},
  author = {Burrello, Alessio and Schindler, Kaspar and Benini, Luca and Rahimi, Abbas},
  year = {2020},
  month = feb,
  volume = {67},
  pages = {601--613},
  publisher = {{IEEE Computer Society}},
  issn = {15582531},
  doi = {10.1109/TBME.2019.2919137},
  journal = {IEEE Trans. Biomed. Eng.},
  keywords = {hyperdimensional computing,iEEG,local binary patterns,localization of seizure onset zone,one-shot learning,seizure detection,symbolic dynamics},
  number = {2},
  pmid = {31144620}
}

@inproceedings{bystrov2000priority,
  title = {Priority Arbiters},
  booktitle = {Proceedings {{Sixth International Symposium}} on {{Advanced Research}} in {{Asynchronous Circuits}} and {{Systems}} ({{ASYNC}} 2000) ({{Cat}}. {{No}}. {{PR00586}})},
  author = {Bystrov, A. and Kinniment, D. J. and Yakovlev, A.},
  year = {2000},
  month = apr,
  pages = {128--137},
  issn = {1522-8681},
  doi = {10.1109/ASYNC.2000.836990},
  keywords = {Application software,arbitration delay,asynchronous design solutions,computer interfaces,Control systems,Delay,Ear,Laboratories,logic design,priority arbiters,priority logic,Read only memory,resource allocation,shared resource,Signal processing,Token networks,tree data structures,Tree data structures,tree structure,Very large scale integration}
}

@inproceedings{bystrov2003balancing,
  title = {Balancing Power Signature in Secure Systems},
  booktitle = {Proc. 14th {{UK}} \ldots},
  author = {Bystrov, A and Sokolov, D},
  year = {2003}
}

@inproceedings{calhoun2004characterizing,
  title = {Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits},
  booktitle = {Proc. {{Int}}. {{Symp}}. {{Low}} Power Electron. {{Des}}.},
  author = {Calhoun, Benton H. and Chandrakasan, Anantha},
  year = {2004},
  issn = {15334678},
  doi = {10.1109/LPE.2004.240808},
  keywords = {Energy model,Minimum energy point,Subthreshold circuits,Subthreshold model}
}

@article{capra2019edge,
  title = {Edge Computing: {{A}} Survey on the Hardware Requirements in the {{Internet}} of {{Things}} World},
  author = {Capra, Maurizio and Peloso, Riccardo and Masera, Guido and Roch, Massimo Ruo and Martina, Maurizio},
  year = {2019},
  month = apr,
  volume = {11},
  pages = {100},
  publisher = {{MDPI AG}},
  issn = {19995903},
  doi = {10.3390/fi11040100},
  journal = {Futur. Internet},
  keywords = {Edge computing,Embedded system,Internet of Things (IoT),Low power,MicroController (MCU)},
  number = {4}
}

@article{capra2020updated,
  title = {An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks},
  author = {Capra, Maurizio and Bussolino, Beatrice and Marchisio, Alberto and Shafique, Muhammad and Masera, Guido and Martina, Maurizio},
  year = {2020},
  month = jul,
  volume = {12},
  pages = {113},
  publisher = {{Multidisciplinary Digital Publishing Institute}},
  issn = {1999-5903},
  doi = {10.3390/fi12070113},
  journal = {Futur Internet},
  keywords = {AI,area,artificial intelligence,CNNs,computer architecture,convolutional neural networks,data flow,deep learning,deep neural networks,DNNs,efficiency,energy,hardware accelerator,latency,machine learning,optimization,performance,power consumption,VLSI},
  number = {7}
}

@inproceedings{carthy2014predictable,
  title = {Predictable, Low-Power Arithmetic Logic Unit for the 8051 Microcontroller Using Asynchronous Logic},
  booktitle = {2014 29th Int. {{Conf}}. {{Microelectron}}. {{Proc}}. - {{MIEL}} 2014},
  author = {Carthy, D. Mc and Zeinolabedini, N. and Chen, J. and Popovici, E.},
  year = {2014},
  month = may,
  pages = {409--412},
  publisher = {{IEEE}},
  doi = {10.1109/MIEL.2014.6842177},
  isbn = {978-1-4799-5296-0}
}

@inproceedings{carthy2014predictablea,
  title = {Predictable, Low-Power Arithmetic Logic Unit for the 8051 Microcontroller Using Asynchronous Logic},
  booktitle = {2014 29th Int. {{Conf}}. {{Microelectron}}. {{Proc}}. - {{MIEL}} 2014},
  author = {Carthy, D. Mc and Zeinolabedini, N. and Chen, J. and Popovici, E.},
  year = {2014},
  month = may,
  pages = {409--412},
  publisher = {{IEEE}},
  doi = {10.1109/MIEL.2014.6842177},
  isbn = {978-1-4799-5296-0}
}

@inproceedings{carthy2014predictableb,
  title = {Predictable, Low-Power Arithmetic Logic Unit for the 8051 Microcontroller Using Asynchronous Logic},
  booktitle = {2014 29th Int. {{Conf}}. {{Microelectron}}. {{Proc}}. - {{MIEL}} 2014},
  author = {Carthy, D. Mc and Zeinolabedini, N. and Chen, J. and Popovici, E.},
  year = {2014},
  month = may,
  pages = {409--412},
  publisher = {{IEEE}},
  doi = {10.1109/MIEL.2014.6842177},
  isbn = {978-1-4799-5296-0}
}

@phdthesis{casanova2008clustering,
  title = {Clustering for the Optimisation of Asynchronous Controllers},
  author = {Casanova, Jon{\`a}s},
  year = {2008},
  school = {Universitat Polit\`ecnica de Catalunya}
}

@inproceedings{casanova2009multilevel,
  title = {Multi-Level Clustering for Clock Skew Optimization},
  booktitle = {Proc. 2009 Int. {{Conf}}. {{Comput}}. {{Des}}. - {{ICCAD}} '09},
  author = {Casanova, Jonas and Cortadella, Jordi},
  year = {2009},
  pages = {547},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  doi = {10.1145/1687399.1687502},
  isbn = {978-1-60558-800-1}
}

@techreport{cetlin1961povedenii,
  title = {\cyrchar\CYRO{} {{\cyrchar\CYRP\cyrchar\CYRO\cyrchar\CYRV\cyrchar\CYRE\cyrchar\CYRD\cyrchar\CYRE\cyrchar\CYRN\cyrchar\CYRI\cyrchar\CYRI{} \cyrchar\CYRK\cyrchar\CYRO\cyrchar\CYRN\cyrchar\CYRE\cyrchar\CYRCH\cyrchar\CYRN\cyrchar\CYRERY\cyrchar\CYRH{} \cyrchar\CYRA\cyrchar\CYRV\cyrchar\CYRT\cyrchar\CYRO\cyrchar\CYRM\cyrchar\CYRA\cyrchar\CYRT\cyrchar\CYRO\cyrchar\CYRV}} \cyrchar\cyrv{} \cyrchar\cyrs{} {{\cyrchar\CYRL\cyrchar\CYRU\cyrchar\CYRZ\cyrchar\CYRI\cyrchar\CYRN\cyrchar\CYRERY\cyrchar\CYRH{} \cyrchar\CYRS\cyrchar\CYRR\cyrchar\CYRE\cyrchar\CYRD\cyrchar\CYRA\cyrchar\CYRH}}},
  author = {{\cyrchar\CYRC}{\cyrchar\cyre}{\cyrchar\cyrt}{\cyrchar\cyrl}{\cyrchar\cyri}{\cyrchar\cyrn}, {\cyrchar\CYRM} {\cyrchar\CYRL}},
  year = {1961},
  institution = {{Avtomat. i Telemekh}}
}

@article{chang2010exploring,
  title = {Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation},
  author = {Chang, Ik Joon and Park, Sang Phill and Roy, Kaushik},
  year = {2010},
  month = feb,
  volume = {45},
  pages = {401--410},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2009.2036764},
  journal = {IEEE J. Solid-State Circuits},
  number = {2}
}

@article{chang2010exploringa,
  title = {Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation},
  author = {Chang, Ik Joon and Park, Sang Phill and Roy, Kaushik},
  year = {2010},
  month = feb,
  volume = {45},
  pages = {401--410},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2009.2036764},
  journal = {IEEE J. Solid-State Circuits},
  number = {2}
}

@article{chang2013synchronouslogic,
  title = {Synchronous-Logic and Asynchronous-Logic 8051 Microcontroller Cores for Realizing the Internet of Things: {{A}} Comparative Study on Dynamic Voltage Scaling and Variation Effects},
  author = {Chang, Kok Leong and Chang, Joseph S. and Gwee, Bah Hwee and Chong, Kwen Siong},
  year = {2013},
  volume = {3},
  pages = {23--34},
  issn = {21563357},
  doi = {10.1109/JETCAS.2013.2243031},
  journal = {IEEE J Emerg Sel Top Circuits Syst},
  keywords = {Asynchronous logic,dynamic voltage scaling,microcontrollers,ubiquitous sensors},
  number = {1}
}

@article{chang2013synchronouslogica,
  title = {Synchronous-Logic and Asynchronous-Logic 8051 Microcontroller Cores for Realizing the Internet of Things: {{A}} Comparative Study on Dynamic Voltage Scaling and Variation Effects},
  author = {Chang, Kok Leong and Chang, Joseph S. and Gwee, Bah Hwee and Chong, Kwen Siong},
  year = {2013},
  volume = {3},
  pages = {23--34},
  issn = {21563357},
  doi = {10.1109/JETCAS.2013.2243031},
  journal = {IEEE J Emerg Sel Top Circuits Syst},
  keywords = {Asynchronous logic,dynamic voltage scaling,microcontrollers,ubiquitous sensors},
  number = {1}
}

@article{chang2014lowpower,
  title = {Low-Power Asynchronous {{NCL}} Pipelines with Fine-Grain Power Gating and Early Sleep},
  author = {Chang, Meng-Chou and Hsieh, Ming-Hsun and Yang, Po-Hung},
  year = {2014},
  month = dec,
  volume = {61},
  pages = {957--961},
  issn = {1549-7747},
  doi = {10.1109/TCSII.2014.2362639},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  number = {12}
}

@article{chang2017registerless,
  title = {Register-Less {{NULL}} Convention Logic},
  author = {Chang, Meng Chou and Yang, Po Hung and Pan, Ze Gang},
  year = {2017},
  issn = {15497747},
  doi = {10.1109/TCSII.2016.2557812},
  isbn = {978-1-4338-0446-5},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  keywords = {Asynchronous circuits,low-power electronics,NULL Convention Logic (NCL),power gating}
}

@inproceedings{chattopadhyay2016notes,
  title = {Notes on Majority Boolean Algebra},
  booktitle = {Proc. {{Int}}. {{Symp}}. {{Mult}}. {{Log}}.},
  author = {Chattopadhyay, Anupam and Amaru, Luca and Soeken, Mathias and Gaillardon, Pierre Emmanuel and De Micheli, Giovanni},
  year = {2016},
  month = may,
  volume = {2016-July},
  pages = {50--55},
  publisher = {{IEEE}},
  issn = {0195623X},
  doi = {10.1109/ISMVL.2016.21},
  isbn = {978-1-4673-9488-8}
}

@techreport{chelceaarea,
  title = {Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis},
  author = {Chelcea, Tiberiu and Venkataramani, Girish and Goldstein, Seth C}
}

@article{chen2006ultralowpower,
  title = {An Ultra-Low-Power Memory with a Subthreshold Power Supply Voltage},
  author = {Chen, J. and Clark, L.T. and Chen, T.-H.},
  year = {2006},
  month = oct,
  volume = {41},
  pages = {2344--2353},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2006.881549},
  journal = {IEEE J. Solid-State Circuits},
  number = {10}
}

@inproceedings{chen2010ultralow,
  title = {An Ultra-Low Power Asynchronous Quasi-Delay-Insensitive ({{QDI}}) Sub-Threshold Memory with Bit-Interleaving and Completion Detection},
  booktitle = {Proc. 8th {{IEEE}} Int. {{NEWCAS}} Conf. 2010},
  author = {Chen, Junchao and Chong, Kwen-Siong and Gwee, Bah-Hwee and Chang, Joseph S.},
  year = {2010},
  month = jun,
  pages = {117--120},
  publisher = {{IEEE}},
  doi = {10.1109/NEWCAS.2010.5603713},
  isbn = {978-1-4244-6806-5}
}

@inproceedings{chen2010ultralowa,
  title = {An Ultra-Low Power Asynchronous Quasi-Delay-Insensitive ({{QDI}}) Sub-Threshold Memory with Bit-Interleaving and Completion Detection},
  booktitle = {Proc. 8th {{IEEE}} Int. {{NEWCAS}} Conf. 2010},
  author = {Chen, Junchao and Chong, Kwen-Siong and Gwee, Bah-Hwee and Chang, Joseph S.},
  year = {2010},
  month = jun,
  pages = {117--120},
  publisher = {{IEEE}},
  doi = {10.1109/NEWCAS.2010.5603713},
  isbn = {978-1-4244-6806-5}
}

@article{chen2013design,
  title = {Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier ({{VLSBM}})},
  author = {Chen, Shin-Kai and Liu, Chih-Wei and Wu, Tsung-Yi and Tsai, An-Chi},
  year = {2013},
  month = oct,
  volume = {60},
  pages = {2631--2643},
  issn = {1549-8328},
  doi = {10.1109/TCSI.2013.2248851},
  journal = {IEEE Trans Circuits Syst Regul Pap},
  number = {10}
}

@inproceedings{chen2014robust,
  title = {Robust Sub-Powered Asynchronous Logic},
  booktitle = {2014 24th Int. {{Work}}. {{Power}} Timing Model. {{Optim}}. {{Simul}}.},
  author = {Chen, Jiaoyan and Tisserand, Arnaud and Popovici, Emanuel and Cotofana, Sorin},
  year = {2014},
  month = sep,
  pages = {1--7},
  publisher = {{IEEE}},
  doi = {10.1109/PATMOS.2014.6951863},
  isbn = {978-1-4799-5412-4}
}

@inproceedings{cheng2013can,
  title = {Can {{QDI}} Combinational Circuits Be Implemented without C-Elements?},
  booktitle = {2013 {{IEEE}} 19th Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Cheng, Fu-Chiung and Chen, Chi},
  year = {2013},
  month = may,
  pages = {134--141},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2013.13},
  isbn = {978-1-4673-5956-6}
}

@inproceedings{cheng2015hybrid,
  title = {Hybrid Encoded {{QDI}} Combinational Circuits},
  booktitle = {2015 {{IEEE}} 13th Int. {{New}} Circuits Syst. {{Conf}}.},
  author = {Cheng, Fu-Chiung and Peng, An-Hao and Lin, Xiao-Li and Huang, Shu-Chuan},
  year = {2015},
  month = jun,
  pages = {1--4},
  publisher = {{IEEE}},
  doi = {10.1109/NEWCAS.2015.7182082},
  isbn = {978-1-4799-8893-8}
}

@inproceedings{cherkaoui2013selftimed,
  title = {A Self-Timed Ring Based True Random Number Generator},
  booktitle = {2013 {{IEEE}} 19th Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Cherkaoui, Abdelkarim and Fischer, Viktor and Aubert, Alain and Fesquet, Laurent},
  year = {2013},
  month = may,
  pages = {99--106},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2013.15},
  isbn = {978-1-4673-5956-6}
}

@inproceedings{chi2018logic,
  title = {Logic Synthesis of Binarized Neural Networks for Efficient Circuit Implementation},
  booktitle = {{{IEEE}}/{{ACM}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{Dig}}. {{Tech}}. {{Pap}}. {{ICCAD}}},
  author = {Chi, Chia Chih and Jiang, Jie Hong R.},
  year = {2018},
  month = nov,
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  issn = {10923152},
  doi = {10.1145/3240765.3240822},
  isbn = {978-1-4503-5950-4},
  keywords = {binarized neural network,logic synthesis,matrix covering}
}

@inproceedings{chinnery2001achieving,
  title = {Achieving {{550MHz}} in an {{ASIC}} Methodology},
  booktitle = {Proc. 38th Annu. {{Conf}}. {{Des}}. {{Autom}}. - {{DAC}} '01},
  author = {Chinnery, D. G. and Nikoli{\'c}, B. and Keutzer, K.},
  year = {2001}
}

@article{choi2018content,
  title = {Content Addressable Memory Based Binarized Neural Network Accelerator Using Time-Domain Signal Processing},
  author = {Choi, Woong and Jeong, Kwanghyo and Choi, Kyungrak and Lee, Kyeongho and Park, Jongsun},
  year = {2018},
  doi = {10.1145/3195970.3196014},
  isbn = {9781450357005},
  keywords = {Binarized neural network,Content addressable memory,Time-domain signal processing}
}

@article{colombier2020backtracking,
  title = {Backtracking Search for Optimal Parameters of a {{PLL}}-Based True Random Number Generator},
  author = {Colombier, Brice and Bochard, Nathalie and Bernard, Florent and Bossuet, Lilian},
  year = {2020},
  pages = {1--6},
  isbn = {9783981926347},
  journal = {Proc Autom Test Eur Conf Exhib}
}

@article{constantinides2019rethinking,
  title = {Rethinking Arithmetic for Deep Neural Networks},
  author = {Constantinides, George A.},
  year = {2019},
  month = may,
  archiveprefix = {arXiv},
  arxivid = {1905.02438},
  eprint = {1905.02438},
  eprinttype = {arxiv}
}

@inproceedings{conti2014energyefficient,
  title = {Energy-Efficient Vision on the {{PULP}} Platform for Ultra-Low Power Parallel Computing},
  booktitle = {2014 {{IEEE}} Work. {{Signal}} Process. {{Syst}}.},
  author = {Conti, F and Rossi, D and Pullini, A and Loi, I and Benini, L},
  year = {2014},
  month = oct,
  pages = {1--6},
  issn = {2162-3562},
  doi = {10.1109/SiPS.2014.6986099},
  keywords = {computer vision,multiprocessing systems,parallel p}
}

@inproceedings{corsonello199956bit,
  title = {A 56-{{Bit}} Self-Timed Adder for High Speed Asynchronous Datapath},
  booktitle = {Electron. {{Circuits}} Syst. 1999. {{Proc}}. {{ICECS}} '99. 6th {{IEEE}} Int. {{Conf}}.},
  author = {Corsonello, Pasquale and Perri, Stefania and Cocorullo, Giuseppe},
  year = {1999},
  pages = {37--41},
  isbn = {0-7803-5682-9},
  number = {1}
}

@article{corsonello2000high,
  title = {High Performance Mixed-Logic Asynchronous Datapaths with Overlapped Execution Circuits},
  author = {Corsonello, Pasquale and Perri, Stefania and Cocorullo, Giuseppe},
  year = {2000},
  month = oct,
  volume = {87},
  pages = {1193--1208},
  publisher = {{Taylor \& Francis Group}},
  issn = {0020-7217},
  doi = {10.1080/002072100415648},
  journal = {Int. J. Electron.},
  number = {10}
}

@inproceedings{cortadella2004coping,
  title = {Coping with the Variability of Combinational Logic Delays},
  booktitle = {Proc. - {{IEEE}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{VLSI}} Comput. {{Process}}.},
  author = {Cortadella, J. and Kondratye, A. and Lavagno, L. and Sotiriou, C.},
  year = {2004},
  pages = {505--508},
  issn = {10636404},
  doi = {10.1109/ICCD.2004.1347969},
  isbn = {0-7695-2231-9},
  keywords = {favourite}
}

@article{cortadella2006desynchronization,
  title = {Desynchronization: {{Synthesis}} of Asynchronous Circuits from Synchronous Specifications},
  author = {Cortadella, J. and Kondratyev, A. and Lavagno, L. and Sotiriou, C.P.},
  year = {2006},
  month = oct,
  volume = {25},
  pages = {1904--1921},
  issn = {0278-0070},
  doi = {10.1109/TCAD.2005.860958},
  journal = {IEEE Trans Comput Integr Circuits Syst},
  keywords = {favourite},
  number = {10}
}

@inproceedings{cortadella2010narrowing,
  title = {Narrowing the Margins with Elastic Clocks},
  booktitle = {2010 {{IEEE}} Int. {{Conf}}. {{Integr}}. {{Circuit}} Des. {{Technol}}.},
  author = {Cortadella, Jordi and Lavagno, Luciano and Amiri, Djavad and Casanova, Jonas and Macian, Carlos and Martorell, Ferran and Moya, Juan A. and Necchi, Luca and Sokolov, Danil and Tuncer, Emre},
  year = {2010},
  month = jun,
  pages = {146--150},
  publisher = {{IEEE}},
  doi = {10.1109/ICICDT.2010.5510273},
  isbn = {978-1-4244-5773-1}
}

@inproceedings{cortadella2016ring,
  title = {Ring Oscillator Clocks and Margins},
  booktitle = {2016 22nd {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Cortadella, Jordi and Lupon, Marc and Moreno, Alberto and Roca, Antoni and Sapatnekar, Sachin S.},
  year = {2016},
  month = may,
  pages = {19--26},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2016.14},
  isbn = {978-1-4673-9007-1}
}

@article{courbariaux2015binaryconnect,
  title = {{{BinaryConnect}}: {{Training}} Deep Neural Networks with Binary Weights during Propagations},
  author = {Courbariaux, Matthieu and Bengio, Yoshua and David, Jean-Pierre},
  year = {2015},
  month = nov,
  archiveprefix = {arXiv},
  arxivid = {1511.00363},
  eprint = {1511.00363},
  eprinttype = {arxiv}
}

@article{courbariaux2016binarized,
  title = {Binarized Neural Networks: {{Training}} Deep Neural Networks with Weights and Activations Constrained to +1 or -1},
  author = {Courbariaux, Matthieu and Hubara, Itay and Soudry, Daniel and {El-Yaniv}, Ran and Bengio, Yoshua},
  year = {2016},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1602.02830},
  eprint = {1602.02830},
  eprinttype = {arxiv}
}

@article{courbariaux2016binarizeda,
  title = {Binarized Neural Networks: {{Training}} Deep Neural Networks with Weights and Activations Constrained to +1 or -1},
  author = {Courbariaux, Matthieu and Hubara, Itay and Soudry, Daniel and {El-Yaniv}, Ran and Bengio, Yoshua},
  year = {2016},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1602.02830},
  eprint = {1602.02830},
  eprinttype = {arxiv}
}

@article{courbariaux2016binarizedb,
  title = {Binarized Neural Networks: {{Training}} Deep Neural Networks with Weights and Activations Constrained to +1 or -1},
  author = {Courbariaux, Matthieu and Hubara, Itay and Soudry, Daniel and {El-Yaniv}, Ran and Bengio, Yoshua},
  year = {2016},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1602.02830},
  eprint = {1602.02830},
  eprinttype = {arxiv}
}

@inproceedings{coustans2018subthreshold,
  title = {Subthreshold Logic for Low-Area and Energy Efficient True Random Number Generator},
  booktitle = {2018 {{IEEE}} Symp. {{Low}}-Power High-Speed Chips ({{COOL CHIPS}})},
  author = {Coustans, Mathieu and Cherkaoui, Abdelkarim and Fesquet, Laurent and Terrier, Christian and Salgado, Stephanie and Eberhardt, Thomas and Kayal, Maher},
  year = {2018},
  month = apr,
  pages = {1--3},
  publisher = {{IEEE}},
  doi = {10.1109/CoolChips.2018.8373081},
  isbn = {978-1-5386-6103-1}
}

@article{covell2019tablebased,
  title = {Table-Based Neural Units: {{Fully}} Quantizing Networks for Multiply-Free Inference},
  author = {Covell, Michele and Marwood, David and Baluja, Shumeet and Johnston, Nick},
  year = {2019},
  month = jun,
  archiveprefix = {arXiv},
  arxivid = {1906.04798},
  eprint = {1906.04798},
  eprinttype = {arxiv}
}

@article{crama1987dualization,
  title = {Dualization of Regular {{Boolean}} Functions},
  author = {Crama, Y.},
  year = {1987},
  volume = {16},
  pages = {79--85},
  issn = {0166218X},
  doi = {10.1016/0166-218X(87)90056-4},
  journal = {Discret Appl Math},
  number = {1}
}

@inproceedings{crop2012regaining,
  title = {Regaining Throughput Using Completion Detection for Error-Resilient, near-Threshold Logic},
  booktitle = {Proc. 49th Annu. {{Des}}. {{Autom}}. {{Conf}}. - {{DAC}} '12},
  author = {Crop, Joseph and Pawlowski, Robert and Chiang, Patrick},
  year = {2012},
  pages = {974},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  doi = {10.1145/2228360.2228535},
  isbn = {978-1-4503-1199-1}
}

@inproceedings{crop2012regaininga,
  title = {Regaining Throughput Using Completion Detection for Error-Resilient, near-Threshold Logic},
  booktitle = {Proc. 49th Annu. {{Des}}. {{Autom}}. {{Conf}}. - {{DAC}} '12},
  author = {Crop, Joseph and Pawlowski, Robert and Chiang, Patrick},
  year = {2012},
  pages = {974},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  doi = {10.1145/2228360.2228535},
  isbn = {978-1-4503-1199-1}
}

@inproceedings{dabholkar2016high,
  title = {A High Throughput, Low Latency Null Convention Logic 16\texttimes 16-Bit Multiplier},
  booktitle = {2016, 10th Int. {{Conf}}. {{Signal}} Process. {{Commun}}. {{Syst}}. {{ICSPCS}} 2016 - Proc.},
  author = {Dabholkar, Prashant and Beckett, Paul},
  year = {2016},
  doi = {10.1109/ICSPCS.2016.7843357},
  isbn = {978-1-5090-0941-1}
}

@inproceedings{dalalah2006new,
  title = {New Hardware Architecture for Bit-Counting},
  booktitle = {Proc. 5th {{WSEAS}} Int. {{Conf}}. {{Appl}}. {{Comput}}. {{Sci}}.},
  author = {Dalalah, Ahmed and Baba, Sami and Tubaishat, Abdallah},
  year = {2006},
  pages = {118--128},
  keywords = {Bit-Counting,Bit-Parallelism,Counters,Popcount,Redundant Cod}
}

@inproceedings{dao2002performance,
  title = {Performance Comparison of {{VLSI}} Adders Using Logical Effort},
  booktitle = {12th Int. {{Work}}. {{Power}} Timing Model. {{Optim}}. {{Simulation}}, Spain},
  author = {Dao, Hoang Q. and Oklobdzija, Vojin G.},
  year = {2002}
}

@inproceedings{davare2004best,
  title = {The Best of Both Worlds: The Efficient Asynchronous Implementation of Synchronous Specifications},
  booktitle = {Proc. 41st Annu. {{Conf}}. {{Des}}. {{Autom}}. - {{DAC}} '04},
  author = {Davare, Abhijit and Lwin, Kelvin and Kondratyev, Alex and {Sangiovanni-Vincentelli}, Alberto},
  year = {2004},
  pages = {588},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  doi = {10.1145/996566.996727},
  isbn = {1-58113-828-8}
}

@article{david1995selftimed,
  title = {Self-Timed Is Self-Checking},
  author = {David, Ilana and Ginosar, Ran and Yoeli, Michael},
  year = {1995},
  month = apr,
  volume = {6},
  pages = {219--228},
  issn = {1573-0727},
  doi = {10.1007/BF00993088},
  journal = {J Electron Test},
  keywords = {favourite},
  language = {en},
  number = {2}
}

@inproceedings{de2014energy,
  title = {Energy Efficient Computing in Nanoscale {{CMOS}}: {{Challenges}} and Opportunities},
  booktitle = {2014 {{IEEE}} Asian Solid-State Circuits Conf.},
  author = {De, Vivek},
  year = {2014},
  month = nov,
  pages = {121--124},
  publisher = {{IEEE}},
  doi = {10.1109/ASSCC.2014.7008875},
  isbn = {978-1-4799-4089-9}
}

@phdthesis{dean1992strip,
  title = {{{STRiP}}: {{A Self}}-Timed {{RISC Processor}}},
  author = {Dean, Mark},
  year = {1992},
  month = jun,
  school = {Stanford}
}

@phdthesis{degennaro2014design,
  title = {Design of Reconfigurable Dataflow Processors},
  author = {De Gennaro, Alessandro},
  year = {2014},
  number = {October}
}

@article{delange2021continual,
  title = {A Continual Learning Survey: {{Defying}} Forgetting in Classification Tasks},
  shorttitle = {A Continual Learning Survey},
  author = {Delange, M. and Aljundi, R. and Masana, M. and Parisot, S. and Jia, X. and Leonardis, A. and Slabaugh, G. and Tuytelaars, T.},
  year = {2021},
  month = feb,
  pages = {1--1},
  issn = {1939-3539},
  doi = {10.1109/TPAMI.2021.3057446},
  journal = {IEEE Trans. Pattern Anal. Mach. Intell.},
  keywords = {catastrophic forgetting,classification,Continual Learning,Interference,Knowledge engineering,Learning systems,lifelong learning,neural networks,Neural networks,Task analysis,task incremental learning,Training,Training data}
}

@phdthesis{delvai2004design,
  title = {Design of an Asynchronous Processor Based on Code Alternation Logic \textendash{} Treatment of Non-Linear Data Paths},
  author = {Delvai, Martin},
  year = {2004},
  school = {Technische Universit\"at Wien}
}

@inproceedings{diamant2015asynchronous,
  title = {Asynchronous Sub-Threshold Ultra-Low Power Processor},
  booktitle = {2015 25th Int. {{Work}}. {{Power}} Timing Model. {{Optim}}. {{Simul}}.},
  author = {Diamant, Ron and Ginosar, Ran and Sotiriou, Christos},
  year = {2015},
  month = sep,
  pages = {89--96},
  publisher = {{IEEE}},
  doi = {10.1109/PATMOS.2015.7347592},
  isbn = {978-1-4673-9419-2}
}

@inproceedings{ding2018quantized,
  title = {Quantized Deep Neural Networks for Energy Efficient Hardware-Based Inference},
  booktitle = {Proc. {{Asia}} South Pacific Des. {{Autom}}. {{Conf}}. {{ASP}}-{{DAC}}},
  author = {Ding, Ruizhou and Liu, Zeye and Blanton, R. D.Shawn and Marculescu, Diana},
  year = {2018},
  month = jan,
  volume = {2018-Janua},
  pages = {1--8},
  publisher = {{IEEE}},
  doi = {10.1109/ASPDAC.2018.8297274},
  isbn = {978-1-5090-0602-1}
}

@inproceedings{ding2018quantizeda,
  title = {Quantized Deep Neural Networks for Energy Efficient Hardware-Based Inference},
  booktitle = {Proc. {{Asia}} South Pacific Des. {{Autom}}. {{Conf}}. {{ASP}}-{{DAC}}},
  author = {Ding, Ruizhou and Liu, Zeye and Blanton, R. D.Shawn and Marculescu, Diana},
  year = {2018},
  month = feb,
  volume = {2018-Janua},
  pages = {1--8},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/ASPDAC.2018.8297274},
  isbn = {978-1-5090-0602-1}
}

@inproceedings{do2014optimization,
  title = {Optimization of Piezoelectric Energy Harvesting Systems by Using a {{MPPT}} Method},
  booktitle = {2014 {{IEEE}} Fifth Int. {{Conf}}. {{Commun}}. {{Electron}}.},
  author = {Do, Xuan-Dien and Han, Seok-Kyun and Lee, Sang-Gug},
  year = {2014},
  month = jul,
  pages = {309--312},
  publisher = {{IEEE}},
  doi = {10.1109/CCE.2014.6916720},
  isbn = {978-1-4799-5051-5}
}

@article{do20168t,
  title = {0.2 v {{8T SRAM}} with {{PVT}}-{{Aware}} Bitline Sensing and Column-Based Data Randomization},
  author = {Do, Anh Tuan and Lee, Zhao Chuan and Wang, Bo and Chang, Ik-Joon and Liu, Xin and Kim, Tony Tae-Hyoung},
  year = {2016},
  month = jun,
  volume = {51},
  pages = {1487--1498},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2016.2540799},
  journal = {IEEE J. Solid-State Circuits},
  number = {6}
}

@inproceedings{dobkinfast,
  title = {Fast Asynchronous Shift Register for Bit-Serial Communication},
  booktitle = {12th {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Dobkin, R. and Ginosar, R. and Kolodny, A.},
  pages = {117--127},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2006.17},
  isbn = {0-7695-2498-2}
}

@techreport{edwards2019variable,
  title = {A Variable Bitwidth Asynchronous Dot Product Unit},
  author = {Edwards, Jonny and Wheeldon, Adrian and Shafik, Rishad and Yakovlev, Alex},
  year = {2019},
  journal = {ASYNC 2019 fresh ideas}
}

@article{elia2014self,
  title = {Self \textendash{} Timed Register Bank with Completion Detection},
  author = {Elia, Marios},
  year = {2014},
  keywords = {m.elia@ncl.ac.uk}
}

@article{fick2018analog,
  title = {Analog Computation in Flash Memory for Datacenter-Scale {{AI}} Inference in a Small Chip},
  author = {Fick, Dave and Henry, Mike},
  year = {2018},
  journal = {Hot Chips 30}
}

@techreport{fisher2015vishay,
  title = {Vishay's {{TSSP4056}} Sensor for Fast Proximity Sensing},
  author = {Fisher, John},
  year = {2015},
  institution = {{Vishay Semiconductors}}
}

@inproceedings{fu-chiungchengpractical,
  title = {Practical Design and Performance Evaluation of Completion Detection Circuits},
  booktitle = {Proc. {{Int}}. {{Conf}}. {{Comput}}. {{Des}}. {{VLSI}} Comput. {{Process}}. (Cat. {{No}}.{{98CB36273}})},
  author = {{Fu-Chiung Cheng}},
  pages = {354--359},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ICCD.1998.727074},
  isbn = {0-8186-9099-2}
}

@inproceedings{fujino2002efficient,
  title = {An Efficient {{Hamming}} Distance Comparator for Low-Power Applications},
  booktitle = {Proc. {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}}, Syst.},
  author = {Fujino, Mitsumasa and Moshnyaga, Vastly G.},
  year = {2002},
  volume = {2},
  pages = {641--644},
  doi = {10.1109/ICECS.2002.1046250},
  isbn = {0-7803-7596-3}
}

@article{fuketa2011averageperformanceoriented,
  title = {An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion},
  author = {Fuketa, Hiroshi and Kuroda, Dan and Hashimoto, Masanori and Onoye, Takao},
  year = {2011},
  month = may,
  volume = {58},
  pages = {299--303},
  issn = {1549-7747},
  doi = {10.1109/TCSII.2011.2149110},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  number = {5}
}

@article{fuketa2011averageperformanceorienteda,
  title = {An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion},
  author = {Fuketa, Hiroshi and Kuroda, Dan and Hashimoto, Masanori and Onoye, Takao},
  year = {2011},
  month = may,
  volume = {58},
  pages = {299--303},
  issn = {1549-7747},
  doi = {10.1109/TCSII.2011.2149110},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  number = {5}
}

@article{fuketa2011averageperformanceorientedb,
  title = {An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion},
  author = {Fuketa, Hiroshi and Kuroda, Dan and Hashimoto, Masanori and Onoye, Takao},
  year = {2011},
  month = may,
  volume = {58},
  pages = {299--303},
  issn = {1549-7747},
  doi = {10.1109/TCSII.2011.2149110},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  number = {5}
}

@article{furber1996fourphase,
  title = {Four-Phase Micropipeline Latch Control Circuits},
  author = {Furber, S. B. and Day, Paul},
  year = {1996},
  volume = {4},
  pages = {247--253},
  issn = {10638210},
  doi = {10.1109/92.502196},
  journal = {IEEE Trans Very Large Scale Integr Syst},
  number = {2}
}

@article{furber1996fourphasea,
  title = {Four-Phase Micropipeline Latch Control Circuits},
  author = {Furber, S. B. and Day, P.},
  year = {1996},
  month = jun,
  volume = {4},
  pages = {247--253},
  issn = {1557-9999},
  doi = {10.1109/92.502196},
  journal = {IEEE Trans. Very Large Scale Integr. VLSI Syst.},
  keywords = {Application software,asynchronous circuits,asynchronous design techniques,Circuits,CMOS logic circuits,Costs,flip-flops,four-phase latch control circuits,Latches,Logic,logic design,micropipeline control circuits,Microprocessors,pipeline processing,Protocols,Safety,Signal design,VLSI},
  number = {2}
}

@article{furber2000amulet3,
  title = {{{AMULET3}}: A 100 {{MIPS}} Asynchronous Embedded Processor},
  author = {Furber, S.B. and Edwards, D.a. and Garside, J.D.},
  year = {2000},
  issn = {1063-6404},
  doi = {10.1109/ICCD.2000.878304},
  isbn = {0-7695-0801-4},
  journal = {Proc 2000 Int Conf Comput Des}
}

@article{fureyhigh,
  title = {High Level Asynchronous Datapath Design},
  author = {Furey, Dennis}
}

@article{gale2014spiking,
  title = {Is Spiking Logic the Route to Memristor-Based Computers?},
  author = {Gale, Ella and Costello, Ben de Lacy and Adamatzky, Andrew},
  year = {2014},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1402.4036},
  eprint = {1402.4036},
  eprinttype = {arxiv}
}

@incollection{gale2016analysis,
  title = {Analysis of Boolean Logic Gates Logical Complexity for Use with Spiking Memristor Gates},
  author = {Gale, Ella},
  year = {2016},
  pages = {99--115},
  publisher = {{Springer, Cham}},
  doi = {10.1007/978-3-319-41312-9_9}
}

@inproceedings{gardiner2007celement,
  title = {A C-Element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits},
  booktitle = {13th {{IEEE}} Int. {{On}}-Line Test. {{Symp}}. ({{IOLTS}} 2007)},
  author = {Gardiner, K.T. and Yakovlev, A. and Bystrov, A.},
  year = {2007},
  month = jul,
  pages = {223--230},
  publisher = {{IEEE}},
  doi = {10.1109/IOLTS.2007.5},
  isbn = {0-7695-2918-6}
}

@techreport{garside1993cmos,
  title = {A {{CMOS VLSI}} Implementation of an Asynchronous {{ALU}}},
  author = {Garside, J. D.},
  year = {1993},
  institution = {{University of Manchester}}
}

@inproceedings{garside2009amulet,
  title = {The {{Amulet}} Chips: {{Architectural}} Development for Asynchronous Microprocessors},
  booktitle = {2009 16th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. - ({{ICECS}} 2009)},
  author = {Garside, J.D. and Furber, S.B. and Temple, S. and Woods, J.V.},
  year = {2009},
  month = dec,
  pages = {343--346},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2009.5411006},
  isbn = {978-1-4244-5090-9}
}

@inproceedings{garside2009amuleta,
  title = {The {{Amulet}} Chips: {{Architectural}} Development for Asynchronous Microprocessors},
  booktitle = {2009 16th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. - ({{ICECS}} 2009)},
  author = {Garside, J.D. and Furber, S.B. and Temple, S. and Woods, J.V.},
  year = {2009},
  month = dec,
  pages = {343--346},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2009.5411006},
  isbn = {978-1-4244-5090-9}
}

@article{ge2020classification,
  title = {Classification Using Hyperdimensional Computing: {{A}} Review},
  author = {Ge, Lulu and Parhi, Keshab K.},
  year = {2020},
  month = apr,
  volume = {20},
  pages = {30--47},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  issn = {15580830},
  doi = {10.1109/MCAS.2020.2988388},
  archiveprefix = {arXiv},
  arxivid = {2004.11204},
  eprint = {2004.11204},
  eprinttype = {arxiv},
  journal = {IEEE Circuits Syst. Mag.},
  number = {2}
}

@article{gennaro2015systematic,
  title = {Towards a Systematic and Automated Approach in the Design of Processor Instruction Sets},
  author = {Gennaro, Alessandro De and Stankaitis, Paulius},
  year = {2015},
  number = {December}
}

@article{gilchrist1955fast,
  title = {Fast Carry Logic for Digital Computers},
  author = {Gilchrist, Bruce and Pomerene, J. H. and Wong, S. Y.},
  year = {1955},
  month = dec,
  volume = {EC-4},
  pages = {133--136},
  issn = {0367-7508},
  doi = {10.1109/TEC.1955.5219482},
  journal = {IEEE Trans. Electron. Comput.},
  number = {4}
}

@inproceedings{goel2019compactnet,
  title = {{{CompactNet}}: {{High}} Accuracy Deep Neural Network Optimized for on-Chip Implementation},
  booktitle = {Proc. - 2018 {{IEEE}} Int. {{Conf}}. {{Big}} Data, Big Data 2018},
  author = {Goel, Abhinav and Liu, Zeye and Blanton, Ronald D.},
  year = {2019},
  month = jan,
  pages = {4723--4729},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/BigData.2018.8622329},
  isbn = {978-1-5386-5035-6},
  keywords = {approximate computing,ASIC,deep neural networks,low power design}
}

@article{gorji2019tsetlin,
  title = {A {{Tsetlin Machine}} with {{Multigranular Clauses}}},
  author = {Gorji, Saeed Rahimi and Granmo, Ole-Christoffer and Phoulady, Adrian and Goodwin, Morten},
  year = {2019},
  month = sep,
  archiveprefix = {arXiv},
  eprint = {1909.07310},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning,Statistics - Machine Learning},
  primaryclass = {cs, stat},
  journal = {arXiv:1909.07310 [cs, stat]}
}

@article{gorji2020increasing,
  title = {Increasing the {{Inference}} and {{Learning Speed}} of {{Tsetlin Machines}} with {{Clause Indexing}}},
  author = {Gorji, Saeed Rahimi and Granmo, Ole-Christoffer and Glimsdal, Sondre and Edwards, Jonathan and Goodwin, Morten},
  year = {2020},
  month = apr,
  archiveprefix = {arXiv},
  eprint = {2004.03188},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning,Statistics - Machine Learning},
  primaryclass = {cs, stat},
  journal = {arXiv:2004.03188 [cs, stat]}
}

@article{granmo2018tsetlin,
  title = {The {{Tsetlin Machine}} -- {{A Game Theoretic Bandit Driven Approach}} to {{Optimal Pattern Recognition}} with {{Propositional Logic}}},
  author = {Granmo, Ole-Christoffer},
  year = {2018},
  month = apr,
  archiveprefix = {arXiv},
  eprint = {1804.01508},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Computer Vision and Pattern Recognition,Computer Science - Machine Learning},
  primaryclass = {cs},
  journal = {arXiv:1804.01508 [cs]}
}

@article{granmo2019convolutional,
  title = {The Convolutional Tsetlin Machine},
  author = {Granmo, Ole-Christoffer and Glimsdal, Sondre and Jiao, Lei and Goodwin, Morten and Omlin, Christian W. and Berge, Geir Thore},
  year = {2019},
  month = may,
  archiveprefix = {arXiv},
  arxivid = {1905.09688},
  eprint = {1905.09688},
  eprinttype = {arxiv}
}

@techreport{granmo2019introduction,
  title = {Introduction to the Tsetlin Machine},
  author = {Granmo, Ole-Christoffer},
  year = {2019}
}

@article{hao2017general,
  title = {A General Neural Network Hardware Architecture on {{FPGA}}},
  author = {Hao, Yufeng},
  year = {2017},
  archiveprefix = {arXiv},
  arxivid = {1711.05860},
  eprint = {1711.05860},
  eprinttype = {arxiv}
}

@inproceedings{he2018bdnet,
  title = {{{BD}}-{{NET}}: {{A}} Multiplication-Less {{DNN}} with Binarized Depthwise Separable Convolution},
  booktitle = {Proc. {{IEEE}} Comput. {{Soc}}. {{Annu}}. {{Symp}}. {{VLSI}}, {{ISVLSI}}},
  author = {He, Zhezhi and Angizi, Shaahin and Rakin, Adnan Siraj and Fan, Deliang},
  year = {2018},
  month = aug,
  volume = {2018-July},
  pages = {130--135},
  publisher = {{IEEE Computer Society}},
  issn = {21593477},
  doi = {10.1109/ISVLSI.2018.00033},
  isbn = {978-1-5386-7099-6},
  keywords = {Binarized neural network,Multiplication less}
}

@article{hirtzlin2019stochastic,
  title = {Stochastic Computing for Hardware Implementation of Binarized Neural Networks},
  author = {Hirtzlin, Tifenn and Penkovsky, Bogdan and Bocquet, Marc and Klein, Jacques Olivier and Portal, Jean Michel and Querlioz, Damien},
  year = {2019},
  volume = {7},
  pages = {76394--76403},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  issn = {21693536},
  doi = {10.1109/ACCESS.2019.2921104},
  archiveprefix = {arXiv},
  arxivid = {1906.00915},
  eprint = {1906.00915},
  eprinttype = {arxiv},
  journal = {IEEE Access},
  keywords = {Binarized neural network,embedded system,in memory computing,MRAM,stochastic computing}
}

@article{ho2015low,
  title = {Low Power Sub-Threshold Asynchronous Quasi-Delay-Insensitive 32-Bit Arithmetic and Logic Unit Based on Autonomous Signal-Validity Half-Buffer},
  author = {Ho, Weng-Geng and Chang, Joseph Sylvester and Chong, Kwen-Siong and Gwee, Bah-Hwee},
  year = {2015},
  month = jul,
  volume = {9},
  pages = {309--318},
  issn = {1751-858X},
  doi = {10.1049/iet-cds.2014.0103},
  journal = {IET Circuits Devices Syst},
  number = {4}
}

@inproceedings{hokchhaytann2016runtime,
  title = {Runtime Configurable Deep Neural Networks for Energy-Accuracy Trade-Off},
  author = {{Hokchhay Tann} and {Soheil Hashemi} and {R. Iris Bahar} and {Sherief Reda}},
  year = {2016}
}

@article{hopfield1998computing,
  title = {Computing with Action Potentials},
  author = {Hopfield, J J and Carlos, C D and Roweis, S},
  year = {1998},
  volume = {10},
  pages = {166--172},
  issn = {10495258},
  isbn = {1049-5258},
  journal = {Adv Neural Inf Process Syst 10}
}

@inproceedings{hsiao2012asynchronous,
  title = {Asynchronous {{AHB}} Bus Interface Designs in a Multiple-Clock-Domain Graphics System},
  booktitle = {2012 {{IEEE}} Asia Pacific Conf. {{Circuits}} Syst.},
  author = {Hsiao, Shen-Fu and Lin, Chi-Guang and Wu, Po-Han and Wen, Chia-Sheng},
  year = {2012},
  month = dec,
  pages = {408--411},
  publisher = {{IEEE}},
  doi = {10.1109/APCCAS.2012.6419058},
  isbn = {978-1-4577-1729-1}
}

@article{hsieh2018drscan,
  title = {{{DR}}-Scan: {{Dual}}-Rail Asynchronous Scan {{DfT}} and {{ATPG}}},
  author = {Hsieh, Shih-An and Wang, Ying-Hsu and Shen, Ting-Yu and Huang, Kuan-Yen and Pai, Chia-Cheng and Chen, Tsai-Chieh and Li, James Chien-Mo},
  year = {2018},
  journal = {IEEE Trans Comput Integr Circuits Syst}
}

@inproceedings{huang2017test,
  title = {Test Methodology for Dual-Rail Asynchronous Circuits},
  booktitle = {Proc. - Des. {{Autom}}. {{Conf}}.},
  author = {Huang, Kuan Yen and Shen, Ting Yu and Li, Chien Mo},
  year = {2017},
  month = jun,
  volume = {Part 12828},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  issn = {0738100X},
  doi = {10.1145/3061639.3062325},
  isbn = {978-1-4503-4927-7},
  keywords = {Asynchronous circuits,Automatic test pattern generation,Design for testability,Dual-rail}
}

@article{hubara2016quantized,
  title = {Quantized Neural Networks: {{Training}} Neural Networks with Low Precision Weights and Activations},
  author = {Hubara, Itay and Courbariaux, Matthieu and Soudry, Daniel and {El-Yaniv}, Ran and Bengio, Yoshua},
  year = {2016},
  month = sep,
  archiveprefix = {arXiv},
  arxivid = {1609.07061},
  eprint = {1609.07061},
  eprinttype = {arxiv}
}

@inproceedings{huemer2018advanced,
  title = {Advanced Delay-Insensitive 4-{{Phase}} Protocols},
  booktitle = {2018 Austrochip Work. {{Microelectron}}.},
  author = {Huemer, Florian and Steininger, Andreas},
  year = {2018},
  month = sep,
  pages = {50--55},
  publisher = {{IEEE}},
  doi = {10.1109/Austrochip.2018.8520702},
  isbn = {978-1-5386-8200-5}
}

@inproceedings{ibarakiboolean,
  title = {Boolean Theory of Coteries},
  booktitle = {Proc. {{Third IEEE}} Symp. {{Parallel}} Distrib. {{Process}}.},
  author = {Ibaraki, T. and Kameda, T.},
  pages = {150--157},
  publisher = {{IEEE Comput. Soc. Press}},
  doi = {10.1109/SPDP.1991.218285},
  isbn = {0-8186-2310-1}
}

@inproceedings{ickes201110,
  title = {A 10 {{pJ}}/Cycle Ultra-Low-Voltage 32-Bit Microprocessor System-on-Chip},
  booktitle = {2011 Proc. {{ESSCIRC}}},
  author = {Ickes, Nathan and Sinangil, Yildiz and Pappalardo, Francesco and Guidetti, Elio and Chandrakasan, Anantha P.},
  year = {2011},
  month = sep,
  pages = {159--162},
  publisher = {{IEEE}},
  doi = {10.1109/ESSCIRC.2011.6044889},
  isbn = {978-1-4577-0703-2}
}

@misc{indie,
  title = {Indie},
  url = {http://async.org.uk/screen/indie/}
}

@inproceedings{ismailoglu2008delay,
  title = {Delay Insensitivity Verification of Bit-Level Pipelined Systolic Arrays in Dual-Rail Treshold Logic},
  booktitle = {2008 15th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst.},
  author = {Ismailoglu, A. Neslin and Askar, Murat},
  year = {2008},
  month = aug,
  pages = {1063--1066},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2008.4675040},
  isbn = {978-1-4244-2181-7}
}

@article{jensen2019webcambased,
  title = {Webcam-Based Eye Tracking vs. an Eye Tracker [{{Pros}} \& Cons]},
  author = {Jensen, Ole Baunb{\ae}k},
  year = {2019},
  month = aug
}

@inproceedings{ji2020efficient,
  title = {Towards {{Efficient On}}-{{Chip Learning}} Using {{Equilibrium Propagation}}},
  booktitle = {2020 {{IEEE International Symposium}} on {{Circuits}} and {{Systems}} ({{ISCAS}})},
  author = {Ji, Z. and Gross, W.},
  year = {2020},
  month = oct,
  pages = {1--5},
  issn = {2158-1525},
  doi = {10.1109/ISCAS45731.2020.9180548},
  keywords = {Computational modeling,Deep Neural Network (DNN),Equilibrium Propagation,Hardware,Integrated circuit modeling,Network Pruning,Network topology,Neural networks,On-Chip Learning,Quantization,Quantization (signal),System-on-chip}
}

@inproceedings{jiang2018xnorsram,
  title = {{{XNOR}}-{{SRAM}}: {{In}}-Memory Computing {{SRAM}} Macro for Binary/Ternary Deep Neural Networks},
  booktitle = {Dig. {{Tech}}. {{Pap}}. - Symp. {{VLSI}} Technol.},
  author = {Jiang, Zhewei and Yin, Shihui and Seok, Mingoo and Seo, Jae Sun},
  year = {2018},
  month = oct,
  volume = {2018-June},
  pages = {173--174},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  issn = {07431562},
  doi = {10.1109/VLSIT.2018.8510687},
  isbn = {978-1-5386-4216-0}
}

@inproceedings{jin2009design,
  title = {The Design of Asynchronous Microprocessor Based on Optimized {{NCL}}\_{{X}} Design-Flow},
  booktitle = {2009 {{IEEE}} Int. {{Conf}}. {{Networking}}, Archit. {{Storage}}},
  author = {Jin, Gang and Wang, Lei and Wang, Zhiying},
  year = {2009},
  month = jul,
  pages = {357--364},
  publisher = {{IEEE}},
  doi = {10.1109/NAS.2009.64},
  isbn = {978-0-7695-3741-2}
}

@techreport{johanssonlecture,
  title = {Lecture 8: {{Stream}} Ciphers-{{LFSR}} Sequences},
  author = {Johansson, Thomas}
}

@article{johnson2018rethinking,
  title = {Rethinking Floating Point for Deep Learning},
  author = {Johnson, Jeff},
  year = {2018},
  month = nov,
  archiveprefix = {arXiv},
  arxivid = {1811.01721},
  eprint = {1811.01721},
  eprinttype = {arxiv}
}

@article{jorgenson2010ultralowpower,
  title = {Ultralow-Power Operation in Subthreshold Regimes Applying Clockless Logic},
  author = {Jorgenson, Ryan D. and Sorensen, Lief and Leet, Dan and Hagedorn, Michael S. and Lamb, David R. and Friddell, Thomas Hal and Snapp, Warren P.},
  year = {2010},
  month = feb,
  volume = {98},
  pages = {299--314},
  issn = {0018-9219},
  doi = {10.1109/JPROC.2009.2035449},
  journal = {Proc. IEEE},
  number = {2}
}

@article{jorgenson2010ultralowpowera,
  title = {Ultralow-Power Operation in Subthreshold Regimes Applying Clockless Logic},
  author = {Jorgenson, Ryan D. and Sorensen, Lief and Leet, Dan and Hagedorn, Michael S. and Lamb, David R. and Friddell, Thomas Hal and Snapp, Warren P.},
  year = {2010},
  month = feb,
  volume = {98},
  pages = {299--314},
  issn = {0018-9219},
  doi = {10.1109/JPROC.2009.2035449},
  journal = {Proc. IEEE},
  number = {2}
}

@article{kameda1993theory,
  title = {A Theory of Coteries: {{Mutual}} Exclusion in Distributed Systems},
  author = {Kameda, Tiko},
  year = {1993},
  month = jul,
  volume = {4},
  pages = {779--794},
  issn = {10459219},
  doi = {10.1109/71.238300},
  journal = {IEEE Trans. Parallel Distrib. Syst.},
  keywords = {Boolean algebra,coteries,decomnosition of Boolean functions,distributed systems,Mutual exclusion,self-dual Boolean functions},
  number = {7}
}

@article{karunaratne2019inmemory,
  title = {In-Memory Hyperdimensional Computing},
  author = {Karunaratne, Geethan and Gallo, Manuel Le and Cherubini, Giovanni and Benini, Luca and Rahimi, Abbas and Sebastian, Abu},
  year = {2019},
  month = jun,
  archiveprefix = {arXiv},
  arxivid = {1906.01548},
  eprint = {1906.01548},
  eprinttype = {arxiv}
}

@inproceedings{kawano2011adjacentstate,
  title = {Adjacent-{{State}} Monitoring Based Fine-Grained Power-Gating Scheme for a Low-Power Asynchronous Pipelined System},
  booktitle = {2011 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Kawano, Takao and Onizawa, Naoya and Matsumoto, Atsushi and Hanyu, Takahiro},
  year = {2011},
  month = may,
  pages = {2067--2070},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2011.5938004},
  isbn = {978-1-4244-9473-6}
}

@inproceedings{keller2015dd1,
  title = {{{DD1}}: {{A QDI}}, Radiation-Hard-by-Design, near-Threshold {{18uW}}/{{MIPS}} Microcontroller in 40nm Bulk {{CMOS}}},
  booktitle = {2015 21st {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Keller, Sean and Martin, Alain J. and Moore, Chris},
  year = {2015},
  month = may,
  pages = {37--44},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2015.15},
  isbn = {978-1-4799-8716-0}
}

@inproceedings{keller2015dd1a,
  title = {{{DD1}}: {{A QDI}}, Radiation-Hard-by-Design, near-Threshold {{18uW}}/{{MIPS}} Microcontroller in 40nm Bulk {{CMOS}}},
  booktitle = {2015 21st {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Keller, Sean and Martin, Alain J. and Moore, Chris},
  year = {2015},
  month = may,
  pages = {37--44},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2015.15},
  isbn = {978-1-4799-8716-0}
}

@inproceedings{kessels2001tangram,
  title = {The {{Tangram}} Framework: Asynchronous Circuits for Low Power},
  shorttitle = {The {{Tangram}} Framework},
  booktitle = {Proceedings of the {{ASP}}-{{DAC}} 2001. {{Asia}} and {{South Pacific Design Automation Conference}} 2001},
  author = {Kessels, J. and Peeters, A.},
  year = {2001},
  pages = {255--260},
  publisher = {{IEEE}},
  address = {{Yokohama, Japan}},
  doi = {10.1109/ASPDAC.2001.913315},
  isbn = {978-0-7803-6633-6},
  language = {en}
}

@article{kesselsdesigning,
  title = {Designing an Asynchronous Bus Interface},
  author = {Kessels, Joep and Peeters, Ad and Kramer, Torsten and Feuser, Markus and Ully, Klaus}
}

@article{kesselstangram,
  title = {The Tangram Framework: {{Asynchronous}} Circuits for Low Power},
  author = {Kessels, Joep and Peeters, Ad}
}

@article{kim2009voltage,
  title = {A Voltage Scalable 0.26 v, 64 Kb {{8T SRAM}} with {{V}}\$\_\{\}\$ Lowering Techniques and Deep Sleep Mode},
  author = {Kim, Tae-Hyoung and Liu, Jason and Kim, Chris H.},
  year = {2009},
  month = jun,
  volume = {44},
  pages = {1785--1795},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2009.2020201},
  journal = {IEEE J. Solid-State Circuits},
  number = {6}
}

@inproceedings{kimcomparison,
  title = {Comparison of Power Consumption among Asynchronous Design Styles with Their Synchronous Counterparts},
  booktitle = {Proc. 1994 37th Midwest Symp. {{Circuits}} Syst.},
  author = {Kim, S. and Sridhar, R.},
  volume = {1},
  pages = {7--10},
  publisher = {{IEEE}},
  doi = {10.1109/MWSCAS.1994.519178},
  isbn = {0-7803-2428-5}
}

@article{kinniment1976synchronisation,
  title = {Synchronisation and Arbitration Circuits in Digital Systems},
  author = {Kinniment, D. J. and Woods, J. V.},
  year = {1976},
  month = oct,
  volume = {123},
  pages = {961--966},
  publisher = {{IET Digital Library}},
  issn = {2053-7891},
  doi = {10.1049/piee.1976.0212},
  journal = {Proc. Inst. Electr. Eng.},
  language = {en},
  number = {10}
}

@article{kondratyev2002design,
  title = {Design of Asynchronous Circuits Using Synchronous {{CAD}} Tools},
  author = {Kondratyev, A. and Lwin, K.},
  year = {2002},
  month = jul,
  volume = {19},
  pages = {107--117},
  issn = {0740-7475},
  doi = {10.1109/MDT.2002.1018139},
  journal = {IEEE Des. Test Comput.},
  number = {4}
}

@inproceedings{kondratyev2002testing,
  title = {Testing of Asynchronous Designs by "Inappropriate" Means. {{Synchronous}} Approach},
  booktitle = {Proc. {{Eighth}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Kondratyev, Alex and Sorensen, Lief and Streich, Amy},
  year = {2002},
  issn = {1522-8681},
  doi = {10.1109/ASYNC.2002.1000307},
  isbn = {0-7695-1540-1}
}

@article{korshunov2003monotone,
  title = {Monotone Boolean Functions},
  author = {Korshunov, A D},
  year = {2003},
  month = oct,
  volume = {58},
  pages = {929--1001},
  publisher = {{IOP Publishing}},
  issn = {0036-0279},
  doi = {10.1070/RM2003v058n05ABEH000667},
  journal = {Russ. Math. Surv.},
  number = {5}
}

@inproceedings{krestinskaya2019binarized,
  title = {Binarized Neural Network with Stochastic Memristors},
  booktitle = {Proc. 2019 {{IEEE}} Int. {{Conf}}. {{Artif}}. {{Intell}}. {{Circuits}} Syst. {{AICAS}} 2019},
  author = {Krestinskaya, Olga and Otaniyozov, Otaniyoz and James, Alex Pappachen},
  year = {2019},
  month = mar,
  pages = {274--275},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/AICAS.2019.8771565},
  isbn = {978-1-5386-7884-8},
  keywords = {Analog Circuits,BNN,Memristor Variability,Memristors}
}

@inproceedings{kuwako1994timingreliability,
  title = {Timing-Reliability Evaluation of Asynchronous Circuits Based on Different Delay Models},
  booktitle = {Proceedings of 1994 {{IEEE Symposium}} on {{Advanced Research}} in {{Asynchronous Circuits}} and {{Systems}}},
  author = {Kuwako, M. and Nanya, T.},
  year = {1994},
  month = nov,
  pages = {22--31},
  doi = {10.1109/ASYNC.1994.656283},
  keywords = {asynchronous circuits,Asynchronous circuits,Computer science,Costs,Delay,delay models,dependable asynchronous processors,Hardware,hardware cost,quantitative measure,Signal design,speed performance,Timing,timing-reliability evaluation,Upper bound,Velocity measurement,Wire}
}

@article{kvam2017time,
  title = {Time of Flight: {{Principles}}, Challenges and Performance},
  author = {Kvam, John},
  year = {2017}
}

@inproceedings{lamhigh,
  title = {High Performance and Low Power Completion Detection Circuit},
  booktitle = {Proc. 2003 Int. {{Symp}}. {{Circuits}} Syst. 2003. {{ISCAS}} '03.},
  author = {Lam, Hing-mo and Tsui, Chi-ying},
  volume = {5},
  pages = {V--405--V--408},
  publisher = {{IEEE}},
  issn = {02714310},
  doi = {10.1109/ISCAS.2003.1206297},
  isbn = {0-7803-7761-3}
}

@inproceedings{lei2020arithmetic,
  title = {From Arithmetic to Logic Based {{AI}}: {{A}} Comparative Analysis of Neural Networks and Tsetlin Machine},
  booktitle = {2020 27th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst.},
  author = {Lei, Jie and Wheeldon, Adrian and Shafik, Rishad and Yakovlev, Alex and Granmo, Ole-Christoffer},
  year = {2020},
  doi = {10.1109/ICECS49266.2020.9294877},
  annotation = {award: Best Poster Award}
}

@article{lei2021lowpower,
  title = {Low-{{Power Audio Keyword Spotting Using Tsetlin Machines}}},
  author = {Lei, Jie and Rahman, Tousif and Shafik, Rishad and Wheeldon, Adrian and Yakovlev, Alex and Granmo, Ole-Christoffer and Kawsar, Fahim and Mathur, Akhil},
  year = {2021},
  month = jun,
  volume = {11},
  pages = {18},
  publisher = {{Multidisciplinary Digital Publishing Institute}},
  doi = {10.3390/jlpea11020018},
  archiveprefix = {arXiv},
  copyright = {http://creativecommons.org/licenses/by/3.0/},
  eprint = {2101.11336},
  eprinttype = {arxiv},
  journal = {J. Low Power Electron. Appl.},
  keywords = {artificial neural network,Computer Science - Sound,Electrical Engineering and Systems Science - Audio and Speech Processing,keyword spotting,learning automata,machine learning,MFCC,pervasive AI,speech command,Tsetlin Machine},
  language = {en},
  number = {2}
}

@article{lemberski2014lutoriented,
  title = {{{LUT}}-Oriented Dual-Rail Quasi-Delay-Insensitive Logic Synthesis},
  author = {Lemberski, I.},
  year = {2014},
  month = mar,
  volume = {50},
  pages = {503--505},
  issn = {0013-5194},
  doi = {10.1049/el.2014.0242},
  journal = {Electron. Lett.},
  number = {7}
}

@article{lemieux2019tinbinn,
  title = {{{TinBiNN}}: {{Tiny}} Binarized Neural Network Overlay in about 5,000 4-{{LUTs}} and {{5mW}}},
  author = {Lemieux, Guy G. F. and Edwards, Joe and Vandergriendt, Joel and Severance, Aaron and De Iaco, Ryan and Raouf, Abdullah and Osman, Hussein and Watzka, Tom and Singh, Satwant},
  year = {2019},
  month = mar,
  archiveprefix = {arXiv},
  arxivid = {1903.06630},
  eprint = {1903.06630},
  eprinttype = {arxiv}
}

@article{li2004highthroughput,
  title = {High-Throughput Asynchronous Datapath with Software-Controlled Voltage Scaling},
  author = {Li, Y.W. and Patounakis, G. and Shepard, K.L. and Nowick, S.M.},
  year = {2004},
  month = apr,
  volume = {39},
  pages = {704--708},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2004.825246},
  journal = {IEEE J. Solid-State Circuits},
  number = {4}
}

@article{li2017gpuoutperforming,
  title = {A {{GPU}}-{{Outperforming FPGA}} Accelerator Architecture for Binary Convolutional Neural Networks},
  author = {Li, Yixing and Liu, Zichuan and Xu, Kai and Yu, Hao and Ren, Fengbo},
  year = {2017},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1702.06392},
  eprint = {1702.06392},
  eprinttype = {arxiv}
}

@inproceedings{lim2015batteryless,
  title = {8.2 Batteryless Sub-Nw {{Cortex}}-{{M0}}\&\#{{x002B}}; Processor with Dynamic Leakage-Suppression Logic},
  booktitle = {2015 {{IEEE}} Int. {{Solid}}-State Circuits Conf. - Dig. {{Tech}}. {{Pap}}.},
  author = {Lim, Wootaek and Lee, Inhee and Sylvester, Dennis and Blaauw, David},
  year = {2015},
  month = feb,
  pages = {1--3},
  publisher = {{IEEE}},
  doi = {10.1109/ISSCC.2015.7062968},
  isbn = {978-1-4799-6223-5}
}

@inproceedings{lin2012robust,
  title = {A Robust Asynchronous Approach for Realizing Ultra-Low Power Digital {{Self}}-{{Adaptive VDD Scaling}} System},
  booktitle = {2012 {{IEEE}} Subthreshold Microelectron. {{Conf}}.},
  author = {Lin, Tong and Chong, Kwen-Siong and Chang, Joseph S. and Gwee, Bah-Hwee and Shu, Wei},
  year = {2012},
  month = oct,
  pages = {1--3},
  publisher = {{IEEE}},
  doi = {10.1109/SubVT.2012.6404298},
  isbn = {978-1-4673-1587-6}
}

@inproceedings{lin2012robusta,
  title = {A Robust Asynchronous Approach for Realizing Ultra-Low Power Digital {{Self}}-{{Adaptive VDD Scaling}} System},
  booktitle = {2012 {{IEEE}} Subthreshold Microelectron. {{Conf}}.},
  author = {Lin, Tong and Chong, Kwen-Siong and Chang, Joseph S. and Gwee, Bah-Hwee and Shu, Wei},
  year = {2012},
  month = oct,
  pages = {1--3},
  publisher = {{IEEE}},
  doi = {10.1109/SubVT.2012.6404298},
  isbn = {978-1-4673-1587-6}
}

@article{lin2013ultralow,
  title = {An Ultra-Low Power Asynchronous-Logic in-Situ Self-Adaptive \${{V}}\_\{\vphantom\}{{DD}}\vphantom\{\}\$ System for Wireless Sensor Networks},
  author = {Lin, Tong and Chong, Kwen-Siong and Chang, Joseph S. and Gwee, Bah-Hwee},
  year = {2013},
  month = feb,
  volume = {48},
  pages = {573--586},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2012.2223971},
  journal = {IEEE J. Solid-State Circuits},
  number = {2}
}

@article{lin2014ultra,
  title = {Ultra Low-Power Asynchronous-Logic Design for High Variation-Space and Wide Operation-Space Applications},
  author = {Lin, Tong},
  year = {2014},
  keywords = {DRNTU::Engineering::Electrical and electronic engi,Thesis}
}

@inproceedings{lin2016variationtolerant,
  title = {Variation-Tolerant Architectures for Convolutional Neural Networks in the near Threshold Voltage Regime},
  booktitle = {2016 {{IEEE}} Int. {{Work}}. {{Signal}} Process. {{Syst}}.},
  author = {Lin, Yingyan and Zhang, Sai and Shanbhag, Naresh R.},
  year = {2016},
  month = oct,
  pages = {17--22},
  publisher = {{IEEE}},
  doi = {10.1109/SiPS.2016.11},
  isbn = {978-1-5090-3361-4}
}

@inproceedings{lin2017binarized,
  title = {Binarized Convolutional Neural Networks with Separable Filters for Efficient Hardware Acceleration},
  booktitle = {{{IEEE}} Comput. {{Soc}}. {{Conf}}. {{Comput}}. {{Vis}}. {{Pattern}} Recognit. {{Work}}.},
  author = {Lin, Jeng Hau and Xing, Tianwei and Zhao, Ritchie and Zhang, Zhiru and Srivastava, Mani and Tu, Zhuowen and Gupta, Rajesh K.},
  year = {2017},
  month = aug,
  volume = {2017-July},
  pages = {344--352},
  publisher = {{IEEE Computer Society}},
  issn = {21607516},
  doi = {10.1109/CVPRW.2017.48},
  archiveprefix = {arXiv},
  arxivid = {1707.04693},
  eprint = {1707.04693},
  eprinttype = {arxiv},
  isbn = {978-1-5386-0733-6}
}

@inproceedings{liu2007powerefficient,
  title = {Power-Efficient Asynchronous Design},
  booktitle = {20th Int. {{Conf}}. {{VLSI}} Des. Held Jointly with 6th Int. {{Conf}}. {{Embed}}. {{Syst}}.},
  author = {Liu, Yijun and Li, Zhenkun and Chen, Pinghua and Liu, Guangcong},
  year = {2007},
  pages = {451--458},
  publisher = {{IEEE}},
  doi = {10.1109/VLSID.2007.128},
  isbn = {0-7695-2762-0}
}

@article{liu2010capturing,
  title = {Capturing Post-Silicon Variations Using a Representative Critical Path},
  author = {Liu, Qunzeng and Sapatnekar, Sachin S.},
  year = {2010},
  volume = {29},
  pages = {211--222},
  issn = {02780070},
  doi = {10.1109/TCAD.2009.2035552},
  journal = {IEEE Trans Comput Integr Circuits Syst},
  keywords = {Algorithms,Circuit analysis,Design automation,Timing},
  number = {2}
}

@phdthesis{liu2013clock,
  title = {Clock Tree Design in Sub-{{Vt}} Circuits - {{Analysis}} on Standard-and Full-Custom Gates},
  author = {Liu, Yuqi},
  year = {2013},
  school = {Lund University}
}

@inproceedings{liu2013soft,
  title = {Soft {{MOUSETRAP}}: {{A}} Bundled-Data Asynchronous Pipeline Scheme Tolerant to Random Variations at Ultra-Low Supply Voltages},
  booktitle = {2013 {{IEEE}} 19th Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Liu, Jian and Nowick, Steven M. and Seok, Mingoo},
  year = {2013},
  month = may,
  pages = {1--7},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2013.29},
  isbn = {978-1-4673-5956-6}
}

@article{lloyd2014scan,
  title = {Scan {{Insertion}} and {{ATPG}} for {{C}}-Gate Based {{Asynchronous Designs}}},
  author = {Lloyd, David and Illman, Richard},
  year = {2014},
  pages = {23},
  language = {en}
}

@inproceedings{lloydpractical,
  title = {A Practical Comparison of Asynchronous Design Styles},
  booktitle = {Proc. {{Seventh}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst. {{ASYNC}} 2001},
  author = {Lloyd, D.W. and Garside, J.D.},
  pages = {36--45},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ASYNC.2001.914067},
  isbn = {0-7695-1034-5}
}

@inproceedings{lotze2007study,
  title = {A {{Study}} on Self-Timed Asynchronous Subthreshold Logic},
  booktitle = {2007 25th Int. {{Conf}}. {{Comput}}. {{Des}}.},
  author = {Lotze, Niklas and Ortmanns, Maurits and Manoli, Yiannos},
  year = {2007},
  month = oct,
  pages = {533--540},
  publisher = {{IEEE}},
  doi = {10.1109/ICCD.2007.4601949},
  isbn = {978-1-4244-1257-0}
}

@inproceedings{lotze2007studya,
  title = {A Study on Self-Timed Asynchronous Subthreshold Logic},
  booktitle = {2007 25th Int. {{Conf}}. {{Comput}}. {{Des}}.},
  author = {Lotze, Niklas and Ortmanns, Maurits and Manoli, Yiannos},
  year = {2007},
  month = oct,
  pages = {533--540},
  publisher = {{IEEE}},
  doi = {10.1109/ICCD.2007.4601949},
  isbn = {978-1-4244-1257-0}
}

@inproceedings{lotze2007studyb,
  title = {A {{Study}} on Self-Timed Asynchronous Subthreshold Logic},
  booktitle = {2007 25th Int. {{Conf}}. {{Comput}}. {{Des}}.},
  author = {Lotze, Niklas and Ortmanns, Maurits and Manoli, Yiannos},
  year = {2007},
  month = oct,
  pages = {533--540},
  publisher = {{IEEE}},
  doi = {10.1109/ICCD.2007.4601949},
  isbn = {978-1-4244-1257-0}
}

@inproceedings{maheshwari2014logical,
  title = {Logical Effort Based Power-Delay-Product Optimization},
  booktitle = {2014 Int. {{Conf}}. {{Adv}}. {{Comput}}. {{Commun}}. {{Informatics}}},
  author = {Maheshwari, Sachin and Patel, Jimit and Nirmalkar, Sumit K. and Gupta, Anu},
  year = {2014},
  month = sep,
  pages = {565--569},
  publisher = {{IEEE}},
  doi = {10.1109/ICACCI.2014.6968530},
  isbn = {978-1-4799-3080-7}
}

@techreport{majzoobifpgabased,
  title = {{{FPGA}}-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control},
  author = {Majzoobi, Mehrdad and Koushanfar, Farinaz and Devadas, Srinivas}
}

@inproceedings{makipaa2013fdsoi,
  title = {{{FDSOI}} versus {{BULK CMOS}} at 28 Nm Node Which Technology for Ultra-Low Power Design?},
  booktitle = {2013 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Makipaa, Jani and Billoint, Olivier},
  year = {2013},
  month = may,
  pages = {554--557},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2013.6571903},
  isbn = {978-1-4673-5762-3}
}

@article{martin1986compiling,
  title = {Compiling Communicating Processes into Delay-Insensitive {{VLSI}} Circuits},
  author = {Martin, Alain J.},
  year = {1986},
  month = dec,
  volume = {1},
  pages = {226--234},
  publisher = {{Springer-Verlag}},
  issn = {0178-2770},
  doi = {10.1007/BF01660034},
  journal = {Distrib. Comput.},
  number = {4}
}

@article{martin1992asynchronous,
  title = {Asynchronous Datapaths and the Design of an Asynchronous Adder},
  author = {Martin, Alain J.},
  year = {1992},
  volume = {1},
  pages = {117--137},
  issn = {09259856},
  doi = {10.1007/BF00464358},
  journal = {Form Methods Syst Des},
  keywords = {asynchronous adders,circuits,delay-insensitive datapaths},
  number = {1}
}

@article{martin1992formal,
  title = {Formal Methods in System Design Asynchronous Datapaths and the Design of an Asynchronous Adder},
  author = {Martin, Alain J},
  year = {1992},
  volume = {1},
  pages = {117--137},
  keywords = {asynchronous adders,circuits,delay-insensitive datapaths}
}

@inproceedings{martinlutonium,
  title = {The {{Lutonium}}: A Sub-Nanojoule Asynchronous 8051 Microcontroller},
  booktitle = {Ninth Int. {{Symp}}. {{Asynchronous}} Circuits Syst. 2003. {{Proceedings}}.},
  author = {Martin, A.J. and Nystrom, M. and Papadantonakis, K. and Penzes, P.I. and Prakash, P. and Wong, C.G. and Chang, J. and Ko, K.S. and Lee, B. and Ou, E. and Pugh, J. and Talvala, E.-V. and Tong, J.T. and Tura, A.},
  pages = {14--23},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ASYNC.2003.1199162},
  isbn = {0-7695-1898-2}
}

@inproceedings{martinlutoniuma,
  title = {The {{Lutonium}}: A Sub-Nanojoule Asynchronous 8051 Microcontroller},
  booktitle = {Ninth Int. {{Symp}}. {{Asynchronous}} Circuits Syst. 2003. {{Proceedings}}.},
  author = {Martin, A.J. and Nystrom, M. and Papadantonakis, K. and Penzes, P.I. and Prakash, P. and Wong, C.G. and Chang, J. and Ko, K.S. and Lee, B. and Ou, E. and Pugh, J. and Talvala, E.-V. and Tong, J.T. and Tura, A.},
  pages = {14--23},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ASYNC.2003.1199162},
  isbn = {0-7695-1898-2}
}

@inproceedings{martinlutoniumb,
  title = {The {{Lutonium}}: A Sub-Nanojoule Asynchronous 8051 Microcontroller},
  booktitle = {Ninth Int. {{Symp}}. {{Asynchronous}} Circuits Syst. 2003. {{Proceedings}}.},
  author = {Martin, A.J. and Nystrom, M. and Papadantonakis, K. and Penzes, P.I. and Prakash, P. and Wong, C.G. and Chang, J. and Ko, K.S. and Lee, B. and Ou, E. and Pugh, J. and Talvala, E.-V. and Tong, J.T. and Tura, A.},
  pages = {14--23},
  publisher = {{IEEE Comput. Soc}},
  doi = {10.1109/ASYNC.2003.1199162},
  isbn = {0-7695-1898-2}
}

@inproceedings{mathew1998datadriven,
  title = {A Data-Driven Micropipeline Structure Using {{DSDCVSL}}},
  booktitle = {Proc. {{IEEE}} 1999 Cust. {{Integr}}. {{Circuits}} Conf. (Cat. {{No}}.{{99CH36327}})},
  author = {Mathew, Sanu and Sridhar, Ramalingam},
  year = {1998},
  pages = {295--298},
  isbn = {0-7803-5443-5}
}

@inproceedings{mehrubeoglu2011realtime,
  title = {Real-Time Eye Tracking Using a Smart Camera},
  booktitle = {2011 {{IEEE}} Appl. {{Imag}}. {{Pattern}} Recognit. {{Work}}.},
  author = {Mehrubeoglu, Mehrube and {Linh Manh Pham} and {Hung Thieu Le} and Muddu, Ramchander and {Dongseok Ryu}},
  year = {2011},
  month = oct,
  pages = {1--7},
  publisher = {{IEEE}},
  doi = {10.1109/AIPR.2011.6176373},
  isbn = {978-1-4673-0216-6}
}

@article{meinerzhagen2011benchmarking,
  title = {Benchmarking of Standard-Cell Based Memories in the Sub-vt Domain in 65-Nm {{CMOS}} Technology},
  author = {Meinerzhagen, Pascal and Sherazi, S. M. Yasser and Burg, Andreas and Rodrigues, Joachim Neves},
  year = {2011},
  month = jun,
  volume = {1},
  pages = {173--182},
  doi = {10.1109/JETCAS.2011.2162159},
  journal = {IEEE J Emerg Sel Top Circuits Syst},
  number = {2}
}

@inproceedings{meinerzhagen2012500,
  title = {A 500 {{fW}}/Bit 14 {{fJ}}/Bit-Access 4kb Standard-Cell Based Sub-{{VT}} Memory in 65nm {{CMOS}}},
  booktitle = {2012 Proc. {{ESSCIRC}}},
  author = {Meinerzhagen, Pascal and Andersson, Oskar and Mohammadi, Babak and Sherazi, Yasser and Burg, Andreas and Rodrigues, Joachim Neves},
  year = {2012},
  month = sep,
  pages = {321--324},
  publisher = {{IEEE}},
  doi = {10.1109/ESSCIRC.2012.6341319},
  isbn = {978-1-4673-2213-3}
}

@book{minsky1969perceptrons,
  title = {Perceptrons; an Introduction to Computational Geometry},
  author = {Minsky, Marvin and Papert, Seymour},
  year = {1969},
  pages = {258},
  publisher = {{MIT Press}},
  isbn = {978-0-262-13043-1}
}

@phdthesis{mohammadi2017ultralow,
  title = {Ultra-Low Power Design Approaches in Memories and Assist Techniques},
  author = {Mohammadi, Babak},
  year = {2017},
  school = {Lund Institute of Technology}
}

@techreport{mokhov2005completion,
  title = {Completion Detection Optimisation},
  author = {Mokhov, A and Sokolov, D and Yakovlev, A},
  year = {2005},
  institution = {{Newcastle University}}
}

@techreport{mokhov2005completiona,
  title = {Completion Detection Optimisation},
  author = {Mokhov, A and Sokolov, D and Yakovlev, A},
  year = {2005},
  institution = {{Newcastle University}}
}

@phdthesis{mokhov2009conditional,
  title = {Conditional Partial Order Graphs},
  author = {Mokhov, Andrey},
  year = {2009},
  school = {Newcastle University}
}

@article{mokhov2010conditional,
  title = {Conditional Partial Order Graphs: {{Model}}, Synthesis, and Application},
  author = {Mokhov, Andrey and Yakovlev, Alexandre},
  year = {2010},
  volume = {59},
  pages = {1480--1493},
  issn = {00189340},
  doi = {10.1109/TC.2010.58},
  journal = {IEEE Trans. Comput.},
  keywords = {asynchronous circuits,concurrency,Logic synthesis,microarchitecture,partial orders},
  number = {11}
}

@article{mokhov2010dualrail,
  title = {On Dual-Rail Control Logic for Enhanced Circuit Robustness},
  author = {Mokhov, Andrey and Khomenko, Victor and Sokolov, Danil},
  year = {2010}
}

@article{mokhov2011encoding,
  title = {Encoding of Processor Instruction Sets with Explicit Concurrency Control},
  author = {Mokhov, A. and Alekseyev, A. and Yakovlev, A.},
  year = {2011},
  volume = {5},
  pages = {427},
  issn = {17518601},
  doi = {10.1049/iet-cdt.2010.0158},
  journal = {IET Comput Digit Tech},
  number = {6}
}

@article{mokhov2012adapting,
  title = {Adapting Asynchronous Circuits to Operating Conditions by Logic Parametrisation},
  author = {Mokhov, Andrey and Sokolov, Danil and Yakovlev, Alex},
  year = {2012},
  month = may,
  pages = {17--24},
  publisher = {{IEEE}},
  issn = {15228681},
  doi = {10.1109/ASYNC.2012.23},
  isbn = {9780769546889},
  journal = {Proc - Int Symp Asynchronous Circuits Syst},
  keywords = {asynchronous circuits,conditional signal graphs,energy-efficiency,parametrised controllers}
}

@book{mokhov2017this,
  title = {This Asynchronous World},
  author = {Mokhov, Andrey},
  year = {2017},
  isbn = {978-0-7017-0257-1}
}

@article{molinaquasi,
  title = {{{QUASI DELAY}}-{{INSENSITIVE BUS FOR FULLY ASYNCHRONOUS SYSTEMS}}},
  author = {Molina, Pedro A and Cheung, P Y K and Bormann, David S}
}

@article{montecucco2015maximum,
  title = {Maximum Power Point Tracking Converter Based on the Open-Circuit Voltage Method for Thermoelectric Generators},
  author = {Montecucco, Andrea and Knox, Andrew R.},
  year = {2015},
  month = feb,
  volume = {30},
  pages = {828--839},
  issn = {0885-8993},
  doi = {10.1109/TPEL.2014.2313294},
  journal = {IEEE Trans. Power Electron.},
  number = {2}
}

@article{morancostoya2019energyefficient,
  title = {Energy-Efficient Pattern Recognition Hardware with Elementary Cellular Automata},
  author = {Moran Costoya, Alejandro and Frasser, Christiam F. and Roca, Miquel and Rossello, Josep L.},
  year = {2019},
  pages = {1--1},
  issn = {0018-9340},
  doi = {10.1109/TC.2019.2949300},
  journal = {IEEE Trans. Comput.}
}

@inproceedings{moreira2012impact,
  title = {Impact of {{C}}-Elements in Asynchronous Circuits},
  booktitle = {Thirteenth {{International Symposium}} on {{Quality Electronic Design}} ({{ISQED}})},
  author = {Moreira, M. and Oliveira, B. and Moraes, F. and Calazans, N.},
  year = {2012},
  month = mar,
  pages = {437--343},
  issn = {1948-3295},
  doi = {10.1109/ISQED.2012.6187530},
  keywords = {asynchronous circuits,Asynchronous circuits,basic building block,C-element,C-elements,CMOS integrated circuits,cryptography,deep submicron,deep submicron design,Delay,Integrated circuit modeling,Layout,logic design,Power demand,RSA cryptographic core,standard cell,Wires}
}

@inproceedings{moreira2014semicustom,
  title = {Semi-Custom {{NCL}} Design with Commercial {{EDA}} Frameworks: {{Is}} It Possible?},
  booktitle = {2014 20th {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Moreira, Matheus and Neutzling, Augusto and Martins, Mayler and Reis, Andre and Ribas, Renato and Calazans, Ney},
  year = {2014},
  month = may,
  pages = {53--60},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2014.15},
  isbn = {978-1-4799-3789-9}
}

@phdthesis{moreira2016asynchronous,
  title = {Asynchronous Circuits : Innovations in Components, Cell Libraries and Design Templates},
  author = {Moreira, Matheus Trevisan},
  year = {2016},
  month = jan,
  keywords = {ARQUITETURA DE REDES,CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAO,CIRCUITOS ASSÍNCRONOS,ENGENHARIA ELÉTRICA,INFORMÁTICA,PROJETO DE CIRCUITOS},
  school = {Pontif\'icia Universidade Cat\'olica do Rio Grande do Sul / Pontifical Catholic University of Rio Grande do Sul}
}

@article{moreira2018ncl,
  title = {{{NCL}} Synthesis with Conventional {{EDA}} Tools: {{Technology}} Mapping and Optimization},
  author = {Moreira, Matheus T. and Beerel, Peter A. and Sartori, Marcos L. L. and Calazans, Ney L. V.},
  year = {2018},
  month = jun,
  volume = {65},
  pages = {1981--1993},
  issn = {1549-8328},
  doi = {10.1109/TCSI.2017.2772206},
  journal = {IEEE Trans Circuits Syst Regul Pap},
  number = {6}
}

@article{morin2019smart,
  title = {Smart Ternary Quantization},
  author = {Morin, Gr{\'e}goire and Razani, Ryan and Nia, Vahid Partovi and Sari, Eyy{\"u}b},
  year = {2019},
  month = sep,
  archiveprefix = {arXiv},
  arxivid = {1909.12205},
  eprint = {1909.12205},
  eprinttype = {arxiv}
}

@inproceedings{morris2017unconventional,
  title = {Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library},
  booktitle = {2017 {{IEEE}} Comput. {{Soc}}. {{Annu}}. {{Symp}}. {{VLSI}}},
  author = {Morris, Jordan and Prabhat, Pranay and Myers, James and Yakovlev, Alex},
  year = {2017},
  month = jul,
  pages = {19--24},
  publisher = {{IEEE}},
  doi = {10.1109/ISVLSI.2017.14},
  isbn = {978-1-5090-6762-6}
}

@article{mow1968generation,
  title = {Generation of Self-Dual and Self-Complementary Dual Functions},
  author = {Mow, Chao-Wei and Fu, King-Sun},
  year = {1968},
  month = jan,
  volume = {C-17},
  pages = {57--66},
  issn = {0018-9340},
  doi = {10.1109/TC.1968.5008870},
  journal = {IEEE Trans. Comput.},
  number = {1}
}

@misc{mpsat,
  title = {{{MPSat}}},
  author = {Khomenko, Victor}
}

@techreport{muller1955theory,
  title = {Theory of Asynchronous Circuits},
  author = {Muller, David},
  year = {1955},
  institution = {{University of Illinois}}
}

@article{munoz-martin2019unsupervised,
  title = {Unsupervised Learning to Overcome Catastrophic Forgetting in Neural Networks},
  author = {{Munoz-Martin}, Irene and Bianchi, Stefano and Pedretti, Giacomo and Melnic, Octavian and Ambrogio, Stefano and Ielmini, Daniele},
  year = {2019},
  month = jun,
  volume = {5},
  pages = {58--66},
  issn = {2329-9231},
  doi = {10.1109/JXCDC.2019.2911135},
  journal = {IEEE J Explor Solid-State Comput Devices Circuits},
  number = {1}
}

@inproceedings{muroga1961functional,
  title = {Functional Forms of Majority Functions and a Necessary and Sufficient Condition for Their Realizability},
  booktitle = {2nd Annu. {{Symp}}. {{Switch}}. {{Circuit}} Theory Log. {{Des}}. ({{SWCT}} 1961)},
  author = {Muroga, Saburo},
  year = {1961},
  pages = {39--46},
  publisher = {{IEEE}},
  doi = {10.1109/FOCS.1961.17}
}

@article{muroga1964functional,
  title = {Functional Forms of Dual-Comparable Functions and a Necessary and Sufficient Condition for Readability of a Majority Function},
  author = {Muroga, Saburo},
  year = {1964},
  month = sep,
  volume = {83},
  pages = {474--486},
  issn = {0536-1532},
  doi = {10.1109/TCOME.1964.6539494},
  journal = {IEEE Trans Commun Electron},
  number = {74}
}

@phdthesis{murphy2008standard,
  title = {Standard Cell and Full Custom Power-Balanced Logic: {{ASIC}} Implementation},
  author = {Murphy, Julian},
  year = {2008},
  school = {Newcastle University}
}

@inproceedings{myers201580nw,
  title = {8.1 {{An 80nW}} Retention 11.{{7pJ}}/Cycle Active Subthreshold {{ARM Cortex}}-{{M0}}\&\#{{x002B}}; Subsystem in 65nm {{CMOS}} for {{WSN}} Applications},
  booktitle = {2015 {{IEEE}} Int. {{Solid}}-State Circuits Conf. - Dig. {{Tech}}. {{Pap}}.},
  author = {Myers, James and Savanth, Anand and Howard, David and Gaddh, Rohan and Prabhat, Pranay and Flynn, David},
  year = {2015},
  month = feb,
  pages = {1--3},
  publisher = {{IEEE}},
  doi = {10.1109/ISSCC.2015.7062967},
  isbn = {978-1-4799-6223-5}
}

@article{myers2016subthreshold,
  title = {A Subthreshold {{ARM}} Cortex-{{M0}}+ Subsystem in 65 Nm {{CMOS}} for {{WSN}} Applications with 14 {{Power Domains}}, {{10T SRAM}}, and Integrated Voltage Regulator},
  author = {Myers, James and Savanth, Anand and Gaddh, Rohan and Howard, David and Prabhat, Pranay and Flynn, David},
  year = {2016},
  month = jan,
  volume = {51},
  pages = {31--44},
  issn = {00189200},
  doi = {10.1109/JSSC.2015.2477046},
  isbn = {0018-9200 VO - PP},
  journal = {IEEE J. Solid-State Circuits},
  keywords = {Energy efficient design,Integrated voltage regulator (IVR),Low power,Low voltage,Power gating,Subthreshold},
  number = {1}
}

@article{narendra1974learning,
  title = {Learning Automata - a Survey},
  author = {Narendra, Kumpati S. and Thathachar, M. A. L.},
  year = {1974},
  month = jul,
  volume = {SMC-4},
  pages = {323--334},
  issn = {0018-9472},
  doi = {10.1109/TSMC.1974.5408453},
  journal = {IEEE Trans Syst Man Cybern},
  number = {4}
}

@book{narendra1989learning,
  title = {Learning {{Automata}}: {{An Introduction}}},
  shorttitle = {Learning {{Automata}}},
  author = {Narendra, Kumpati S. and Thathachar, Mandayam A. L.},
  year = {1989},
  publisher = {{Prentice Hall}},
  address = {{Englewood Cliffs, N.J}},
  isbn = {978-0-13-485558-5},
  language = {English}
}

@inproceedings{necchiultralow,
  title = {An Ultra-Low Energy Asynchronous Processor for {{Wireless Sensor Networks}}},
  booktitle = {12th {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Necchi, L. and Lavagno, L. and Pandini, D. and Vanzago, L.},
  pages = {78--85},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2006.9},
  isbn = {0-7695-2498-2}
}

@inproceedings{necchiultralowa,
  title = {An Ultra-Low Energy Asynchronous Processor for {{Wireless Sensor Networks}}},
  booktitle = {12th {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Necchi, L. and Lavagno, L. and Pandini, D. and Vanzago, L.},
  pages = {78--85},
  publisher = {{IEEE}},
  doi = {10.1109/ASYNC.2006.9},
  isbn = {0-7695-2498-2}
}

@inproceedings{nemati2016asynchronous,
  title = {Asynchronous Interleaved Scan Architecture for On-Line Built-in Self-Test of Null Convention Logic},
  booktitle = {Proc. - {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Nemati, Nastaran and Reed, Mark C. and Fant, Karl and Beckett, Paul},
  year = {2016},
  volume = {2016-July},
  issn = {02714310},
  doi = {10.1109/ISCAS.2016.7527348},
  isbn = {978-1-4799-5340-0}
}

@article{nemati2018clockless,
  title = {Clock-Less {{DFT}}-{{Less}} Test Strategy for Null Convention Logic},
  author = {Nemati, Nastaran and Beckett, Paul and Reed, Mark C. and Fant, Karl},
  year = {2018},
  month = oct,
  volume = {6},
  pages = {460--473},
  issn = {2168-6750},
  doi = {10.1109/TETC.2016.2593628},
  journal = {IEEE Trans Emerg Top Comput},
  number = {4}
}

@inproceedings{nielsenlowpower,
  title = {A Low-Power Asynchronous Data-Path for a {{FIR}} Filter Bank},
  booktitle = {Proc. {{Second}} Int. {{Symp}}. {{Adv}}. {{Res}}. {{Asynchronous}} Circuits Syst.},
  author = {Nielsen, L.S. and Sparso, J.},
  pages = {197--207},
  publisher = {{IEEE Comput. Soc. Press}},
  doi = {10.1109/ASYNC.1996.494451},
  isbn = {0-8186-7298-6}
}

@article{nowick1996design,
  title = {Design of a Low-Latency Asynchronous Adder Using Speculative Completion},
  author = {Nowick, S. M.},
  year = {1996},
  volume = {143},
  pages = {301--306},
  publisher = {{Institution of Engineering and Technology}},
  issn = {13502387},
  doi = {10.1049/ip-cdt:19960704},
  journal = {IEE Proc Comput Digit Tech},
  keywords = {Adders,Asynchronous systems,Datapath design,Speculative completion},
  number = {5}
}

@article{nowick2015asynchronous,
  title = {Asynchronous {{Design}}\textemdash{{Part}} 2: {{Systems}} and Methodologies},
  author = {Nowick, Steven M. and Singh, Montek},
  year = {2015},
  month = jun,
  volume = {32},
  pages = {19--28},
  doi = {10.1109/MDAT.2015.2413757},
  journal = {IEEE Des. Test},
  number = {3}
}

@inproceedings{nurvitadhi2017accelerating,
  title = {Accelerating Binarized Neural Networks: {{Comparison}} of {{FPGA}}, {{CPU}}, {{GPU}}, and {{ASIC}}},
  booktitle = {Proc. 2016 Int. {{Conf}}. {{Field}}-Programmable Technol. {{FPT}} 2016},
  author = {Nurvitadhi, Eriko and Sheffield, David and Sim, Jaewoong and Mishra, Asit and Venkatesh, Ganesh and Marr, Debbie},
  year = {2017},
  month = may,
  pages = {77--84},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/FPT.2016.7929192},
  isbn = {978-1-5090-5602-6},
  keywords = {ASIC,Binarized neural networks,CPU,Data analytics,Deep learning,FPGA,GPU,Hardware accelerator}
}

@inproceedings{obridkolow,
  title = {Low Energy Asynchronous Adders},
  booktitle = {Proc. 2004 11th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. 2004. {{ICECS}} 2004.},
  author = {Obridko, I. and {Ran Ginosar}},
  pages = {164--167},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2004.1399640},
  isbn = {0-7803-8715-5}
}

@inproceedings{obridkolowa,
  title = {Low Energy Asynchronous Adders},
  booktitle = {Proc. 2004 11th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. 2004. {{ICECS}} 2004.},
  author = {Obridko, I. and {Ran Ginosar}},
  pages = {164--167},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2004.1399640},
  isbn = {0-7803-8715-5}
}

@inproceedings{obridkolowb,
  title = {Low Energy Asynchronous Adders},
  booktitle = {Proc. 2004 11th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. 2004. {{ICECS}} 2004.},
  author = {Obridko, I. and {Ran Ginosar}},
  pages = {164--167},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2004.1399640},
  isbn = {0-7803-8715-5}
}

@inproceedings{obridkolowc,
  title = {Low Energy Asynchronous Adders},
  booktitle = {Proc. 2004 11th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. 2004. {{ICECS}} 2004.},
  author = {Obridko, I. and {Ran Ginosar}},
  pages = {164--167},
  publisher = {{IEEE}},
  doi = {10.1109/ICECS.2004.1399640},
  isbn = {0-7803-8715-5}
}

@article{obridkolowd,
  title = {Low Energy Asynchronous Adders},
  author = {Obridko, Ilya and Ginosar, Ran},
  keywords = {adder,asynchronous logic,Index terms Low energy}
}

@inproceedings{obridkolowe,
  title = {Low Energy Asynchronous Architectures},
  booktitle = {2005 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Obridko, I. and Ginosar, R.},
  pages = {5238--5241},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2005.1465816},
  isbn = {0-7803-8834-8}
}

@inproceedings{obridkolowf,
  title = {Low Energy Asynchronous Architectures},
  booktitle = {2005 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {Obridko, I. and Ginosar, R.},
  pages = {5238--5241},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2005.1465816},
  isbn = {0-7803-8834-8}
}

@inproceedings{otero2014ulsnap,
  title = {{{ULSNAP}}: {{An}} Ultra-Low Power Event-Driven Microcontroller for Sensor Network Nodes},
  booktitle = {Fifteenth Int. {{Symp}}. {{Qual}}. {{Electron}}. {{Des}}.},
  author = {Otero, Carlos Tadeo Ortga and Tse, Jonathan and Karmazin, Robert and Hill, Benjamin and Manohar, Rajit},
  year = {2014},
  month = mar,
  pages = {667--674},
  publisher = {{IEEE}},
  doi = {10.1109/ISQED.2014.6783391},
  isbn = {978-1-4799-3946-6}
}

@phdthesis{padmanabhan2010selftimed,
  title = {Self-Timed Logic and the Design of Self-Timed Adders},
  author = {Padmanabhan, Balasubramanian},
  year = {2010},
  school = {University of Manchester}
}

@phdthesis{padmanabhan2010selftimeda,
  title = {Self-Timed Logic and the Design of Self-Timed Adders},
  author = {Padmanabhan, Balasubramanian},
  year = {2010}
}

@inproceedings{parandeh-afshar2006very,
  title = {A Very Fast and Low Power Pseudo-Incrementer for Address Bus Encoder/Decoder},
  booktitle = {Proc. {{Int}}. {{Conf}}. {{Microelectron}}. {{ICM}}},
  author = {{Parandeh-Afshar}, Hadi and {Afzali-Kusha}, Ali and Khakifirouz, Ali},
  year = {2006},
  pages = {91--94},
  doi = {10.1109/ICM.2006.373274},
  isbn = {1-4244-0765-6},
  keywords = {Bus encoder,High performance,Incrementer,Low power}
}

@article{parhami2009efficient,
  title = {Efficient {{Hamming}} Weight Comparators for Binary Vectors Based on Accumulative and up/down Parallel Counters},
  author = {Parhami, Behrooz},
  year = {2009},
  volume = {56},
  pages = {167--171},
  issn = {15497747},
  doi = {10.1109/TCSII.2008.2010176},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  keywords = {Column compression,Comparator,Hamming distance,Multioperand addition,Parallel counter,Population count},
  number = {2}
}

@inproceedings{park2011fast,
  title = {A Fast, Accurate and Simple Critical Path Monitor for Improving Energy-Delay Product in {{DVS}} Systems},
  booktitle = {{{IEEE}}/{{ACM}} Int. {{Symp}}. {{Low}} Power Electron. {{Des}}.},
  author = {Park, Junyoung and Abraham, Jacob A.},
  year = {2011},
  month = aug,
  pages = {391--396},
  publisher = {{IEEE}},
  doi = {10.1109/ISLPED.2011.5993672},
  isbn = {978-1-61284-658-3}
}

@inproceedings{park2016synthesizing,
  title = {Synthesizing Asynchronous Circuits toward Practical Use},
  booktitle = {2016 {{IEEE}} Comput. {{Soc}}. {{Annu}}. {{Symp}}. {{VLSI}}},
  author = {Park, Heechun and Kim, Taewhan},
  year = {2016},
  month = jul,
  pages = {47--52},
  publisher = {{IEEE}},
  doi = {10.1109/ISVLSI.2016.29},
  isbn = {978-1-4673-9039-2}
}

@inproceedings{park2016synthesizinga,
  title = {Synthesizing Asynchronous Circuits toward Practical Use},
  booktitle = {2016 {{IEEE}} Comput. {{Soc}}. {{Annu}}. {{Symp}}. {{VLSI}}},
  author = {Park, Heechun and Kim, Taewhan},
  year = {2016},
  month = jul,
  pages = {47--52},
  publisher = {{IEEE}},
  doi = {10.1109/ISVLSI.2016.29},
  isbn = {978-1-4673-9039-2}
}

@article{parsan2014gate,
  title = {Gate Mapping Automation for Asynchronous {{NULL}} Convention Logic Circuits},
  author = {Parsan, Farhad A. and {Al-Assadi}, Waleed K. and Smith, Scott C.},
  year = {2014},
  month = jan,
  volume = {22},
  pages = {99--112},
  issn = {1063-8210},
  doi = {10.1109/TVLSI.2012.2231889},
  journal = {IEEE Trans Very Large Scale Integr Syst},
  number = {1}
}

@inproceedings{peeters2010click,
  title = {Click {{Elements}}: {{An Implementation Style}} for {{Data}}-{{Driven Compilation}}},
  shorttitle = {Click {{Elements}}},
  booktitle = {2010 {{IEEE Symposium}} on {{Asynchronous Circuits}} and {{Systems}}},
  author = {Peeters, A. and te Beest, F. and de Wit, M. and Mallon, W.},
  year = {2010},
  month = may,
  pages = {3--14},
  issn = {1522-8681},
  doi = {10.1109/ASYNC.2010.11},
  keywords = {asynchronous circuits,Asynchronous circuits,click elements,Communication system control,conventional optimization,data-driven asynchronous circuits,Design for testability,Design optimization,edge-triggered flip-flops,Energy efficiency,flip-flops,Flip-flops,Latches,mousetrap circuits,pipelines,Pipelines,Protocols,Timing,timing tools,two-phase circuits,two-phase handshake protocol}
}

@inproceedings{penmetsa2015low,
  title = {Low Power Monolithic {{3D IC}} Design of Asynchronous {{AES}} Core},
  booktitle = {2015 21st {{IEEE}} Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Penmetsa, Neela Lohith and Sotiriou, Christos and Lim, Sung Kyu},
  year = {2015},
  month = may,
  volume = {2015-Janua},
  pages = {93--99},
  publisher = {{IEEE}},
  issn = {15228681},
  doi = {10.1109/ASYNC.2015.22},
  isbn = {978-1-4799-8716-0}
}

@inproceedings{petlin1995scan,
  title = {Scan Testing of Micropipelines},
  booktitle = {Proc. {{IEEE VLSI}} Test Symp.},
  author = {Petlin, O. A. and Furber, S. B.},
  year = {1995},
  pages = {296--301},
  doi = {10.1109/vtest.1995.512652}
}

@inproceedings{petlin1996design,
  title = {Design for Testability of an Asynchronous Adder},
  booktitle = {{{IEE}} Colloq. {{Des}}. {{Test}} Asynchronous Syst.},
  author = {Petlin, O.A.},
  year = {1996},
  volume = {1996},
  pages = {5--5},
  publisher = {{IEE}},
  doi = {10.1049/ic:19960250}
}

@inproceedings{petlin1996designa,
  title = {Design for Testability of an Asynchronous Adder},
  booktitle = {{{IEE}} Colloq. {{Des}}. {{Test}} Asynchronous Syst.},
  author = {Petlin, O.A.},
  year = {1996},
  volume = {1996},
  pages = {5--5},
  publisher = {{IEE}},
  doi = {10.1049/ic:19960250}
}

@inproceedings{petlinscan,
  title = {Scan Testing of Micropipelines},
  booktitle = {Proc. 13th {{IEEE VLSI}} Test Symp.},
  author = {Petlin, O.A. and Furber, S.B.},
  pages = {296--301},
  publisher = {{IEEE Comput. Soc. Press}},
  doi = {10.1109/VTEST.1995.512652},
  isbn = {0-8186-7000-2}
}

@misc{petrify,
  title = {Petrify},
  author = {Cortadella, Jordi and Kishinevsky, Michael and Kondratyev, Alex and Lavagno, Luciano and Pastor, Enric and Yakovlev, Alexandre},
  year = {1999},
  url = {http://www.lsi.upc.edu/~jordicf/petrify/}
}

@inproceedings{pfandermultiplexerbased,
  title = {A Multiplexer-Based Concept for Reconfigurable Multiplier Arrays},
  booktitle = {Int. {{Conf}}. {{F}}. {{Program}}. {{Log}}. {{Appl}}.},
  author = {Pf{\"a}nder, Oliver A and Hacker, Roland and Pfleiderer, Hans-J{\"o}rg}
}

@phdthesis{philipbrianendecott1995scalp,
  title = {{{SCALP}}: {{A}} Superscalar Asynchronous Low-Power Processor},
  author = {{Philip Brian Endecott}},
  year = {1995},
  school = {University of Manchester}
}

@article{phoulady2020weighted,
  title = {The {{Weighted Tsetlin Machine}}: {{Compressed Representations}} with {{Weighted Clauses}}},
  shorttitle = {The {{Weighted Tsetlin Machine}}},
  author = {Phoulady, Adrian and Granmo, Ole-Christoffer and Gorji, Saeed Rahimi and Phoulady, Hady Ahmady},
  year = {2020},
  month = jan,
  archiveprefix = {arXiv},
  eprint = {1911.12607},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning,Statistics - Machine Learning},
  primaryclass = {cs, stat},
  journal = {arXiv:1911.12607 [cs, stat]}
}

@article{piestrak2007efficient,
  title = {Efficient {{Hamming}} Weight Comparators of Binary Vectors},
  author = {Piestrak, S. J.},
  year = {2007},
  volume = {43},
  pages = {611--612},
  issn = {00135194},
  doi = {10.1049/el:20070141},
  journal = {Electron. Lett.},
  number = {11}
}

@article{plana1998architectural,
  title = {Architectural Optimization for Low-Power Nonpipelined Asynchronous Systems},
  author = {Plana, L.A. and Nowick, S.M.},
  year = {1998},
  month = mar,
  volume = {6},
  pages = {56--65},
  issn = {1063-8210},
  doi = {10.1109/92.661247},
  journal = {IEEE Trans Very Large Scale Integr Syst},
  number = {1}
}

@inproceedings{planaconcurrencyoriented,
  title = {Concurrency-Oriented Optimization for Low-Power Asynchronous Systems},
  booktitle = {Proc. 1996 Int. {{Symp}}. {{Low}} Power Electron. {{Des}}.},
  author = {Plana, L.A. and Nowick, S.M.},
  pages = {151--156},
  publisher = {{IEEE}},
  doi = {10.1109/LPE.1996.547498},
  isbn = {0-7803-3571-6}
}

@inproceedings{pons2016subthreshold,
  title = {Sub-Threshold Latch-Based Icyflex2 32-Bit Processor with Wide Supply Range Operation},
  booktitle = {2016 46th Eur. {{Solid}}-State Device Res. {{Conf}}.},
  author = {Pons, Marc and Le, Thanh-Chau and Arm, Claude and Severac, Daniel and Nagel, Jean-Luc and Morgan, Marc and Emery, Stephane},
  year = {2016},
  month = sep,
  pages = {33--36},
  publisher = {{IEEE}},
  doi = {10.1109/ESSDERC.2016.7599582},
  isbn = {978-1-5090-2969-3}
}

@article{qiao2015reconfigurable,
  title = {A Reconfigurable On-Line Learning Spiking Neuromorphic Processor Comprising 256 Neurons and {{128K}} Synapses},
  author = {Qiao, Ning and Mostafa, Hesham and Corradi, Federico and Osswald, Marc and Stefanini, Fabio and Sumislawska, Dora and Indiveri, Giacomo},
  year = {2015},
  month = apr,
  volume = {9},
  pages = {141},
  publisher = {{Frontiers}},
  issn = {1662-453X},
  doi = {10.3389/fnins.2015.00141},
  journal = {Front. Neurosci.},
  keywords = {analog VLSI,asynchronous,attractor network,Autonomous Systems,brain inspired computing,cortical model,event-based,Event-driven,low-power,neuromorphic computing,Real-time,Spike-based learning,spike-timing dependent plasticity (STDP),Winner-take-all (WTA)}
}

@article{ramachandran1995efficient,
  title = {Efficient Selftimed Adder Design},
  author = {Ramachandran, Ravi and Lu, Shih Lien},
  year = {1995},
  pages = {303--306},
  issn = {10630988},
  doi = {10.1109/ASIC.1995.580736},
  isbn = {0780327071},
  journal = {Proc Annu IEEE Int ASIC Conf Exhib}
}

@inproceedings{ramanarayanan20081ghz,
  title = {A 2.{{1GHz}} 6.{{5mW}} 64-Bit Unified {{PopCount}}/{{BitScan}} Datapath Unit for 65nm High-Performance Microprocessor Execution Cores},
  booktitle = {Proc. {{IEEE}} Int. {{Freq}}. {{Control}} Symp. {{Expo}}.},
  author = {Ramanarayanan, Rajaraman and Mathew, Sanu and Erraguntla, Vasantha and Krishnamurthy, Ram and Gueron, Shay},
  year = {2008},
  pages = {273--278},
  doi = {10.1109/VLSI.2008.75},
  isbn = {0-7695-3083-4}
}

@inproceedings{rasoulinezhad2020majoritynets,
  title = {{{MajorityNets}}: {{BNNs}} Utilising Approximate Popcount for Improved Efficiency},
  author = {Rasoulinezhad, Seyedramin and Fox, Sean and Zhou, Hao and Wang, Lingli and Boland, David and Leong, Philip H.W.},
  year = {2020},
  month = feb,
  pages = {339--342},
  publisher = {{Institute of Electrical and Electronics Engineers (IEEE)}},
  doi = {10.1109/icfpt47387.2019.00062},
  archiveprefix = {arXiv},
  arxivid = {2002.12900},
  eprint = {2002.12900},
  eprinttype = {arxiv}
}

@techreport{ravagliamemorylatencyaccuracy,
  title = {Memory-Latency-Accuracy Trade-Offs for Continual Learning on a {{RISC}}-{{V}} Extreme-Edge Node},
  author = {Ravaglia, Leonardo and Rusci, Manuele and Capotondi, Alessandro and Conti, Francesco and Pellegrini, Lorenzo and Lomonaco, Vincenzo and Maltoni, Davide and Benini, Luca},
  archiveprefix = {arXiv},
  arxivid = {2007.13631v1},
  eprint = {2007.13631v1},
  eprinttype = {arxiv},
  keywords = {deep learning,extreme edge,federated learning,Index Terms-continual learning,online learning,parallel programming}
}

@article{rissanen1979arithmetic,
  title = {Arithmetic {{Coding}}},
  author = {Rissanen, J. and Langdon, G. G.},
  year = {1979},
  month = mar,
  volume = {23},
  pages = {149--162},
  issn = {0018-8646},
  doi = {10.1147/rd.232.0149},
  journal = {IBM J. Res. Dev.},
  number = {2}
}

@article{rykunov2010automated,
  title = {Automated Generation of Processor Architectures in Embedded Systems Design},
  author = {Rykunov, Maxim and Mokhov, Andrey and Yakovlev, Alex and Koelmans, Albert},
  year = {2010},
  number = {July}
}

@phdthesis{rykunov2013design,
  title = {Design of Asynchronous Microprocessor for Power Proportionality},
  author = {Rykunov, Maxim},
  year = {2013},
  number = {December},
  school = {Newcastle University}
}

@phdthesis{rykunov2013designa,
  title = {Design of Asynchronous Microprocessor for Power Proportionality},
  author = {Rykunov, Maxim},
  year = {2013},
  number = {December},
  school = {Newcastle University}
}

@inproceedings{rykunovdesignforadaptivity,
  title = {Design-for-Adaptivity of Microarchitectures},
  booktitle = {2013 {{IEEE}} 24th Int. {{Conf}}. {{Appl}}. {{Syst}}. {{Archit}}. {{Process}}.},
  author = {Rykunov, Maxim and Mokhov, Andrey and Sokolov, Danil and Yakovlev, Alex and Koelmans, Albert}
}

@article{sacker2004behavioral,
  title = {A Behavioral Synthesis System for Asynchronous Circuits},
  author = {Sacker, M. and Brown, A.D. and Rushton, A.J. and Wilson, P.R.},
  year = {2004},
  month = sep,
  volume = {12},
  pages = {978--994},
  issn = {1063-8210},
  doi = {10.1109/TVLSI.2004.832944},
  journal = {IEEE Trans Very Large Scale Integr Syst},
  keywords = {behavioral synthesis,Index Terms—Asynchronous synthesis},
  number = {9}
}

@article{saha2021relational,
  title = {A {{Relational Tsetlin Machine}} with {{Applications}} to {{Natural Language Understanding}}},
  author = {Saha, Rupsa and Granmo, Ole-Christoffer and Zadorozhny, Vladimir I. and Goodwin, Morten},
  year = {2021},
  month = feb,
  archiveprefix = {arXiv},
  eprint = {2102.10952},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Computation and Language,Computer Science - Logic in Computer Science,Computer Science - Machine Learning,I.2.4,I.2.7},
  primaryclass = {cs},
  journal = {arXiv:2102.10952 [cs]}
}

@inproceedings{sartori2019pulsar,
  title = {Pulsar: {{Constraining QDI}} Circuits Cycle Time Using Traditional {{EDA}} Tools},
  booktitle = {Proc. - Int. {{Symp}}. {{Asynchronous}} Circuits Syst.},
  author = {Sartori, Marcos L.L. and Wuerdig, Rodrigo N. and Moreira, Matheus T. and Calazans, Ney L.V.},
  year = {2019},
  month = may,
  volume = {2019-May},
  pages = {114--123},
  publisher = {{IEEE Computer Society}},
  issn = {15228681},
  doi = {10.1109/ASYNC.2019.00023},
  isbn = {978-1-5386-4747-9},
  keywords = {Asynchronous circuits,Cycle time,EDA,QDI}
}

@inproceedings{sartori2020frontend,
  title = {A {{Frontend}} Using {{Traditional EDA Tools}} for the {{Pulsar QDI Design Flow}}},
  booktitle = {2020 26th {{IEEE International Symposium}} on {{Asynchronous Circuits}} and {{Systems}} ({{ASYNC}})},
  author = {Sartori, M. L. L. and Moreira, M. T. and Calazans, N. L. V.},
  year = {2020},
  month = may,
  pages = {3--10},
  issn = {2643-1483},
  doi = {10.1109/ASYNC49171.2020.00009},
  keywords = {adequate design methods,asynchronous circuits,asynchronous cycle time constraints,asynchronous designers,asynchronous QDI circuits,commercial EDA tools,conventional EDA tools,dual-rail expansion method,electronic design automation,frontend,graph theory,Hal-Buffer Channel Network graph-based timing model,Integrated circuit modeling,Libraries,logic design,Logic gates,optimisation,Pulsar QDI design flow,Pulsar-F,push-button design tool,quasidelay-insensitive circuits,Rails,RTL-based design capture method,Timing,timing model,timing-driven single rail pre-synthesis process,Tools,traditional EDA tools,verification tools,Wires}
}

@article{sarwar2016multiplierless,
  title = {Multiplier-Less Artificial Neurons Exploiting Error Resiliency for Energy-Efficient Neural Computing},
  author = {Sarwar, Syed Shakib and Venkataramani, Swagath and Raghunathan, Anand and Roy, Kaushik},
  year = {2016},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1602.08557},
  eprint = {1602.08557},
  eprinttype = {arxiv},
  isbn = {9783981537062},
  journal = {Date 16},
  keywords = {alphabet set multiplier,ann,artificial neural,asm,computation sharing multiplication,cshm,man,multiplier-less artificial neuron,network}
}

@article{sarwar2018energy,
  title = {Energy Efficient Neural Computing: {{A}} Study of Cross-Layer Approximations},
  author = {Sarwar, Syed Shakib and Srinivasan, Gopalakrishnan and Han, Bing and Wijesinghe, Parami and Jaiswal, Akhilesh and Panda, Priyadarshini and Raghunathan, Anand and Roy, Kaushik},
  year = {2018},
  pages = {1--1},
  issn = {2156-3357},
  doi = {10.1109/JETCAS.2018.2835809},
  journal = {IEEE J Emerg Sel Top Circuits Syst}
}

@incollection{seitz1980system,
  title = {System {{Timing}}},
  booktitle = {Introduction to {{VLSI Systems}}},
  author = {Seitz, C L},
  year = {1980},
  publisher = {{Addison-Wesley}},
  address = {{Reading, Mass.}},
  isbn = {978-0-201-04358-7},
  keywords = {favourite}
}

@article{shafik2018realpower,
  title = {Real-{{Power Computing}}},
  author = {Shafik, R. and Yakovlev, A. and Das, S.},
  year = {2018},
  month = oct,
  volume = {67},
  pages = {1445--1461},
  publisher = {{IEEE}},
  issn = {1557-9956},
  doi = {10.1109/TC.2018.2822697},
  journal = {IEEE Trans. Comput.},
  keywords = {computation systems,design computing systems,embedded systems,Embedded systems,energy consumption,energy harvesting,Energy harvesting,energy saving opportunities,energy supply,Energy transparency,Energy-driven computing,energy-harvested,Energy-modulated computing,extreme power conditions,Low-power design,minimize energy consumption,optimisation,power aware computing,Power demand,power engineering computing,Power-compute co-design,Power-neutral computing,Power-proportional computing,power-proportionality,real-power computing,real-time deadlines,Real-time systems,reliability,reliable power supply,Run-time systems,slack times,Survivability,sustained computation,Task analysis,task execution times,Taxonomy,traditional hallmark,Transient computing,ubiquitous computing,ubiquitous systems,Uncertainty,unreliable supply power envelope,Worst-case power consumption},
  number = {10}
}

@inproceedings{shafik2020explainability,
  title = {Explainability and Dependability Analysis of Learning Automata Based {{AI}} Hardware},
  booktitle = {2020 {{IEEE}} 26th Int. {{Symp}}. {{On}}-Line Test. {{Robust}} Syst. {{Des}}.},
  author = {Shafik, Rishad and Wheeldon, Adrian and Yakovlev, Alex},
  year = {2020},
  month = jul,
  pages = {1--4},
  publisher = {{IEEE}},
  doi = {10.1109/IOLTS50870.2020.9159725},
  isbn = {978-1-72818-187-5}
}

@article{shafikrealpower,
  title = {Real-Power Computing},
  author = {Shafik, Rishad and Yakovlev, Alex and Das, Shidhartha}
}

@inproceedings{shangasynchronous,
  title = {Asynchronous Circuit Synthesis via Direct Translation},
  booktitle = {2002 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst. {{Proc}}. (Cat. {{No}}.{{02CH37353}})},
  author = {Shang, D. and Xia, F. and Yakovlev, A.},
  volume = {3},
  pages = {III--369--III--372},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2002.1010237},
  isbn = {0-7803-7448-7}
}

@article{shannon1948mathematical,
  title = {A Mathematical Theory of Communication},
  author = {Shannon, C. E.},
  year = {1948},
  issn = {15387305},
  doi = {10.1002/j.1538-7305.1948.tb01338.x},
  journal = {Bell Syst. Tech. J.}
}

@inproceedings{shin2019fpga,
  title = {{{FPGA}} Implementation of Binarized Perceptron Learning Hardware Using {{CMOS}} Invertible Logic},
  booktitle = {2019 26th {{IEEE}} Int. {{Conf}}. {{Electron}}. {{Circuits}} Syst. {{ICECS}} 2019},
  author = {Shin, Duckgyu and Onizawa, Naoya and Hanyu, Takahiro},
  year = {2019},
  month = nov,
  pages = {115--116},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/ICECS46596.2019.8965097},
  isbn = {978-1-72810-996-1},
  keywords = {Hamiltonian,Spin gate,Stochastic computing}
}

@inproceedings{simlastik2007clockless,
  title = {Clockless Implementation of {{LEON2}} for Low-Power Applications},
  booktitle = {2007 {{IEEE}} Des. {{Diagnostics}} Electron. {{Circuits}} Syst.},
  author = {Simlastik, Martin and Stopjakova, Viera and Majer, Libor and Malik, Peter},
  year = {2007},
  pages = {1--4},
  publisher = {{IEEE}},
  doi = {10.1109/DDECS.2007.4295283},
  isbn = {1-4244-1161-0}
}

@inproceedings{simlastik2007clocklessa,
  title = {Clockless Implementation of {{LEON2}} for Low-Power Applications},
  booktitle = {2007 {{IEEE}} Des. {{Diagnostics}} Electron. {{Circuits}} Syst.},
  author = {Simlastik, Martin and Stopjakova, Viera and Majer, Libor and Malik, Peter},
  year = {2007},
  pages = {1--4},
  publisher = {{IEEE}},
  doi = {10.1109/DDECS.2007.4295283},
  isbn = {1-4244-1161-0}
}

@article{simoglou2020graphbased,
  title = {Graph-Based {{STA}} for Asynchronous Controllers},
  author = {Simoglou, Stavros and Xiromeritis, Nikolaos and Sotiriou, Christos and Sketopoulos, Nikolaos},
  year = {2020},
  month = nov,
  volume = {75},
  pages = {91--101},
  issn = {0167-9260},
  doi = {10.1016/j.vlsi.2020.05.005},
  journal = {Integration},
  keywords = {favourite},
  language = {en}
}

@inproceedings{simoglou2020sta,
  title = {{{STA}} for {{Mixed Cyclic}}, {{Acyclic Circuits}}},
  booktitle = {2020 {{IEEE Computer Society Annual Symposium}} on {{VLSI}} ({{ISVLSI}})},
  author = {Simoglou, S. and Sotiriou, C. and Valiantzas, D. and Sketopoulos, N.},
  year = {2020},
  month = jul,
  pages = {392--397},
  issn = {2159-3477},
  doi = {10.1109/ISVLSI49217.2020.00078},
  keywords = {acyclic circuits,acyclic portion,associated timing arcs,Asynchronous,asynchronous circuits,Asynchronous STA,attached acyclic datapaths,automated ETG construction,circuit components,Computational modeling,Critical Cycle,cycle cutting,Cyclic,cyclic circuit portion,cyclic circuits,cyclic portion,Delays,EDA,Event Timing Graph,generated ETG,graph theory,Graph-based Analysis STA principles,Graph-based Event Model,hardware description languages,Industrial Timing Libraries,integrated circuit design,Integrated circuit modeling,Libraries,Logic gates,mixed cyclic,multiple PVT corners,period analysis,Petri nets,practical cyclic,sequential elements,Signal Transition Graph,simplified PeTri-Net,SPICE,SPICE level electrical simulation,STA approach,Static Timing Analysis methodology,timing,timing circuits}
}

@article{singh2007mousetrap,
  title = {{{MOUSETRAP}}: {{High}}-{{Speed Transition}}-{{Signaling Asynchronous Pipelines}}},
  shorttitle = {{{MOUSETRAP}}},
  author = {Singh, M. and Nowick, S. M.},
  year = {2007},
  month = jun,
  volume = {15},
  pages = {684--698},
  issn = {1557-9999},
  doi = {10.1109/TVLSI.2007.898732},
  journal = {IEEE Trans. Very Large Scale Integr. VLSI Syst.},
  keywords = {Asynchronous,asynchronous circuits,clocked CMOS,Clocks,CMOS logic circuits,CMOS process,complex system architecture,Computer science,datapath width,Delay,event-driven protocol,gate-level pipelines,high-speed transition-signaling asynchronous pipelines,integrated circuit design,latch controllers,Latches,logic design,micropipelines,MOUSETRAP,pipeline processing,Pipeline processing,Protocols,SPICE,SPICE simulations,standard transparent latches,static logic,Throughput,Timing,transition signaling,TSMC CMOS process,variable speed environments,wave pipelining},
  number = {6}
}

@article{singh2011analysis,
  title = {Analysis of the Effect of Temperature Variations on Sub-Threshold Leakage Current in {{P3}} and {{P4 SRAM}} Cells at Deep Sub-Micron {{CMOS}} Technology},
  author = {Singh, Rajesh and Bhatnagar, Pulkit and Sahu, Debasis and Kr Shukla, Neeraj and Goel, Ankit},
  year = {2011},
  volume = {35},
  pages = {975--8887},
  journal = {Int. J. Comput. Appl.},
  number = {5}
}

@phdthesis{sjalander2006efficient,
  title = {Efficient Reconfigurable Multipliers Based on the Twin-Precision Technique},
  author = {Sj{\"a}lander, Magnus},
  year = {2006},
  school = {Chalmers University of Technology}
}

@phdthesis{sjalander2006efficienta,
  title = {Efficient Reconfigurable Multipliers Based on the Twin-Precision Technique},
  author = {Sj{\"a}lander, Magnus},
  year = {2006},
  school = {Chalmers University of Technology}
}

@article{sklyarov2016onchip,
  title = {On-Chip Reconfigurable Hardware Accelerators for Popcount Computations},
  author = {Sklyarov, Valery and Skliarova, Iouliia and Silva, Jo{\~a}o},
  year = {2016},
  doi = {10.1155/2016/8972065}
}

@techreport{slade2013fast,
  title = {The Fast Fourier Transform in Hardware: {{A}} Tutorial Based on an {{FPGA}} Implementation},
  author = {Slade, G William},
  year = {2013},
  institution = {{Orban Microwave Products}}
}

@article{smirnovsynthesizing,
  title = {Synthesizing Asynchronous Micropipelines with Design Compiler},
  author = {Smirnov, Alexander and Taubin, Alexander}
}

@article{sok2012formally,
  title = {On Formally Self-Dual Boolean Functions in 2, 4 and 6 Variables},
  author = {Sok, Lin and Sol{\'e}, Patrick},
  year = {2012},
  volume = {73691007},
  doi = {10.1007/978-3-642-31662-3}
}

@article{sok2012formallya,
  title = {On Formally Self-Dual Boolean Functions in 2, 4 and 6 Variables},
  author = {Sok, Lin and Sol{\'e}, Patrick},
  year = {2012},
  volume = {73691007},
  doi = {10.1007/978-3-642-31662-3}
}

@article{sokolov2005design,
  title = {Design and Analysis of Dual-Rail Circuits for Security Applications},
  author = {Sokolov, D. and Murphy, J. and Bystrov, A. and Yakovlev, A.},
  year = {2005},
  month = apr,
  volume = {54},
  pages = {449--460},
  issn = {0018-9340},
  doi = {10.1109/TC.2005.61},
  journal = {IEEE Trans. Comput.},
  number = {4}
}

@article{sokolov2005designa,
  title = {Design and Analysis of Dual-Rail Circuits for Security Applications},
  author = {Sokolov, Danil and Murphy, Julian},
  year = {2005},
  volume = {54},
  pages = {449--460},
  number = {4}
}

@phdthesis{sokolov2006automated,
  title = {Automated Synthesis of Asynchronous Circuits Using Direct Mapping for Control and Data Paths},
  author = {Sokolov, Danil},
  year = {2006},
  keywords = {favourite},
  number = {January},
  school = {Newcastle University}
}

@techreport{sokolov2011quality,
  title = {Quality of Service in Power Proportional Computing Quality of Service in Power Proportional Computing},
  author = {Sokolov, Danil and Yakovlev, Alex},
  year = {2011}
}

@article{sokolov2011task,
  title = {Task Scheduling Based on Energy Token Model},
  author = {Sokolov, Danil and Yakovlev, Alex},
  year = {2011}
}

@article{sokolov2020automating,
  title = {Automating the {{Design}} of {{Asynchronous Logic Control}} for {{AMS Electronics}}},
  author = {Sokolov, D. and Khomenko, V. and Mokhov, A. and Dubikhin, V. and Lloyd, D. and Yakovlev, A.},
  year = {2020},
  month = may,
  volume = {39},
  pages = {952--965},
  issn = {1937-4151},
  doi = {10.1109/TCAD.2019.2907905},
  journal = {IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.},
  keywords = {Arbitration,asynchronous logic control,Buck converters,Clocks,design flow,formal verification,Logic gates,logic synthesis,MOSFET,power converter,Reliability,Synchronization,Time factors},
  number = {5}
}

@article{sokolovanalysis,
  title = {Analysis of Static Data Flow Structures},
  author = {Sokolov, Danil and Poliakov, Ivan and Yakovlev, Alex},
  volume = {88(4)},
  pages = {581--610},
  journal = {Fundam Informaticae}
}

@techreport{sokolovicstatistical,
  title = {Statistical Timing Analysis of Asynchronous Circuits Using Logic Simulator},
  author = {Sokolovi{\'c}, Miljana Lj. and Litovski, Van{\v c}o B.}
}

@book{sparso2001principles,
  title = {Principles of Asynchronous Design: {{A}} Systems Perspective},
  author = {Spars{\o}, Jens and Furber, Steve},
  year = {2001},
  publisher = {{Kluwer Academic Publishers}},
  isbn = {0-7923-7613-7}
}

@article{srinivasan2016abstraction,
  title = {Abstraction Techniques to Improve Scalability of Equivalence Verification for {{NCL}} Circuits},
  author = {Srinivasan, S. K. and Smith, S.C. and Hodges, R.G. and Rollie, A.T. and Wijayasekara, V.M.},
  year = {2016},
  month = sep,
  volume = {52},
  pages = {1594--1596},
  issn = {0013-5194},
  doi = {10.1049/el.2016.1138},
  journal = {Electron. Lett.},
  number = {19}
}

@article{stankaitisalgebraic,
  title = {Algebraic Specifications of {{ARM}} Cortex {{M0}}+ Instruction Set},
  author = {Stankaitis, Paulius}
}

@article{stephen2014counting,
  title = {Counting Inequivalent Monotone {{Boolean}} Functions},
  author = {Stephen, Tamon and Yusun, Timothy},
  year = {2014},
  month = apr,
  volume = {167},
  pages = {15--24},
  publisher = {{North-Holland}},
  issn = {0166-218X},
  doi = {10.1016/J.DAM.2013.11.015},
  journal = {Discret Appl Math}
}

@article{stepien2013statistical,
  title = {Statistical Analysis of the {{LFSR}} Generators in the {{NIST STS}} Test Suite},
  author = {St{\k{e}}pie{\'n}, R. and Walczak, J.},
  year = {2013},
  volume = {Vol. 11},
  pages = {356--362},
  issn = {1508-4248},
  journal = {Comput. Appl. Electr. Eng.},
  language = {EN}
}

@inproceedings{sun2018fully,
  title = {Fully Parallel {{RRAM}} Synaptic Array for Implementing Binary Neural Network with (+1, -1) Weights and (+1, 0) Neurons},
  booktitle = {Proc. {{Asia}} South Pacific Des. {{Autom}}. {{Conf}}. {{ASP}}-{{DAC}}},
  author = {Sun, Xiaoyu and Peng, Xiaochen and Chen, Pai Yu and Liu, Rui and Seo, Jae Sun and Yu, Shimeng},
  year = {2018},
  month = feb,
  volume = {2018-Janua},
  pages = {574--579},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/ASPDAC.2018.8297384},
  isbn = {978-1-5090-0602-1}
}

@article{sushmidha2016design,
  title = {Design of High Performance Parallel Self Timed Adder},
  author = {Sushmidha, M and Premalatha, B},
  year = {2016},
  pages = {1400--1404},
  isbn = {9781509003969}
}

@phdthesis{syranidis2014state,
  title = {State {{Space Characterisation Under Parameter Variations}} and {{Application}} to {{Bifurcation Based Voltage Sensing}}},
  author = {Syranidis, Ioannis},
  year = {2014},
  month = feb,
  language = {en},
  school = {Newcastle University}
}

@inproceedings{takamaeda-yamazaki2018accelerating,
  title = {Accelerating Deep Learning by Binarized Hardware},
  booktitle = {Proc. - 9th Asia-Pacific Signal Inf. {{Process}}. {{Assoc}}. {{Annu}}. {{Summit}} Conf. {{APSIPA ASC}} 2017},
  author = {{Takamaeda-Yamazaki}, Shinya and Ueyoshi, Kodai and Ando, Kota and Uematsu, Ryota and Hirose, Kazutoshi and Ikebe, Masayuki and Asai, Tetsuya and Motomura, Masato},
  year = {2018},
  month = feb,
  volume = {2018-Febru},
  pages = {1045--1051},
  publisher = {{Institute of Electrical and Electronics Engineers Inc.}},
  doi = {10.1109/APSIPA.2017.8282183},
  isbn = {978-1-5386-1542-3}
}

@article{tanaka2009cmos,
  title = {A {{CMOS}} Spiking Neural Network Circuit with {{Symmetric}}/{{Asymmetric STDP}} Function},
  author = {TANAKA, Hideki and MORIE, Takashi and AIHARA, Kazuyuki},
  year = {2009},
  month = jul,
  volume = {E92-A},
  pages = {1690--1698},
  publisher = {{The Institute of Electronics, Information and Communication Engineers}},
  issn = {1745-1337},
  doi = {10.1587/transfun.E92.A.1690},
  journal = {IEICE Trans. Fundam. Electron. Commun. Comput. Sci.},
  keywords = {associative memory,LSI implementation,spike,spiking neuron model,timing dependent synaptic plasticity (STDP)},
  number = {7}
}

@inproceedings{tang1997digital,
  title = {Digital Implementation of Neural Networks with Quantized Neurons},
  booktitle = {Proc. 1997 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst. {{Circuits}} Syst. {{Inf}}. {{Age ISCAS}} '97},
  author = {Tang, C.Z. and Kwan, H.K.},
  year = {1997},
  volume = {1},
  pages = {649--652},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.1997.608912},
  isbn = {0-7803-3583-X}
}

@misc{tangram,
  title = {The Tangram Framework (Embedded Tutorial) | {{Proceedings}} of the 2001 {{Asia}} and {{South Pacific Design Automation Conference}}}
}

@inproceedings{tann2017hardwaresoftware,
  title = {Hardware-Software Codesign of Accurate, Multiplier-Free Deep Neural Networks},
  booktitle = {Proc. 54th Annu. {{Des}}. {{Autom}}. {{Conf}}. 2017 - {{DAC}} '17},
  author = {Tann, Hokchhay and Hashemi, Soheil and Bahar, R. Iris and Reda, Sherief},
  year = {2017},
  issn = {16130073},
  doi = {10.1145/3061639.3062259},
  archiveprefix = {arXiv},
  arxivid = {arXiv:1603.07016v1},
  eprint = {1603.07016v1},
  eprinttype = {arxiv},
  isbn = {978-1-4503-4927-7}
}

@article{taylor2010asynchronous,
  title = {Asynchronous Data-Driven Circuit Synthesis},
  author = {Taylor, Sam and Edwards, Doug A. and Plana, Luis A. and Tarazona D., Luis A.},
  year = {2010},
  month = jul,
  volume = {18},
  pages = {1093--1106},
  issn = {1063-8210},
  doi = {10.1109/TVLSI.2009.2020168},
  journal = {IEEE Trans Very Large Scale Integr Syst},
  number = {7}
}

@techreport{texasinstruments2018introduction,
  title = {Introduction to Time-of-Flight Long Range Proximity and Distance Sensor System Design},
  author = {{Texas Instruments}},
  year = {2018}
}

@article{thonnart2009power,
  title = {Power Reduction of Asynchronous Logic Circuits Using Activity Detection},
  author = {Thonnart, Y. and Beigne, E. and Valentian, A. and Vivet, P.},
  year = {2009},
  month = jul,
  volume = {17},
  pages = {893--906},
  issn = {1063-8210},
  doi = {10.1109/TVLSI.2008.2011912},
  journal = {IEEE Trans Very Large Scale Integr Syst},
  number = {7}
}

@phdthesis{tietz1977burstlogic,
  title = {{{BURSTLOGIC}} : Design and Analysis of Logic Circuitry to Perform Arithmetic on Data in the {{Burst}} Format},
  author = {Tietz, Leon Clemens},
  year = {1977},
  school = {University of Illinois at Urbana-Champaign}
}

@inproceedings{toms2003qdi,
  title = {{{QDI}} Implementations of Boolean Graphs},
  booktitle = {Proc. 14th {{UK}} Asynchronous Forum},
  author = {Toms, W.B.},
  year = {2003}
}

@article{toms2006synthesis,
  title = {Synthesis of Quasi-Delay-Insensitive Datapath Circuits},
  author = {Toms, William Benjamin},
  year = {2006}
}

@inproceedings{tonglin2009finegrained,
  title = {Fine-Grained Power Gating for Leakage and Short-Circuit Power Reduction by Using Asynchronous-Logic},
  booktitle = {2009 {{IEEE}} Int. {{Symp}}. {{Circuits}} Syst.},
  author = {{Tong Lin} and Chong, Kwen-Siong and Gwee, Bah-Hwee and Chang, Joseph S.},
  year = {2009},
  month = may,
  pages = {3162--3165},
  publisher = {{IEEE}},
  doi = {10.1109/ISCAS.2009.5118474},
  isbn = {978-1-4244-3827-3}
}

@article{torikai2006reconfigurable,
  title = {Reconfigurable Digital Spiking Neuron and Its Pulse-Coupled Network: {{Basic}} Characteristics and Potential Applications},
  author = {Torikai, H. and Hamanaka, H. and Saito, T.},
  year = {2006},
  month = aug,
  volume = {53},
  pages = {734--738},
  issn = {1057-7130},
  doi = {10.1109/TCSII.2006.876381},
  journal = {IEEE Trans Circuits Syst II Express Briefs},
  number = {8}
}

@inproceedings{tran2017null,
  title = {Null Convention Logic ({{NCL}}) Based Asynchronous Design \textemdash{} Fundamentals and Recent Advances},
  booktitle = {2017 Int. {{Conf}}. {{Recent}} Adv. {{Signal}} Process. {{Telecommun}}. {{Comput}}.},
  author = {Tran, Linh Duc and Matthews, Glenn I. and Beckett, Paul and Stojcevski, Alex},
  year = {2017},
  month = jan,
  pages = {158--163},
  publisher = {{IEEE}},
  doi = {10.1109/SIGTELCOM.2017.7849815},
  isbn = {978-1-5090-2291-5}
}

@book{tsetlin1973automaton,
  title = {Automaton Theory and Modeling of Biological Systems},
  author = {Tsetlin, M. L.},
  year = {1973},
  publisher = {{Academic Press}},
  isbn = {978-0-08-095611-4}
}

@inproceedings{tuncer2009enabling,
  title = {Enabling Adaptability through Elastic Clocks},
  booktitle = {Proc. 46th Annu. {{Des}}. {{Autom}}. {{Conf}}. - {{DAC}} '09},
  author = {Tuncer, Emre and Cortadella, Jordi and Lavagno, Luciano},
  year = {2009},
  pages = {8},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  doi = {10.1145/1629911.1629916},
  isbn = {978-1-60558-497-3}
}

@inproceedings{ueno2012formula,
  title = {Formula Complexity of Ternary Majorities},
  booktitle = {Lect. {{Notes}} Comput. {{Sci}}. (Including Subser. {{Lect}}. {{Notes}} Artif. {{Intell}}. {{Lect}}. {{Notes}} Bioinformatics)},
  author = {Ueno, Kenya},
  year = {2012},
  volume = {7434 LNCS},
  pages = {433--444},
  issn = {03029743},
  doi = {10.1007/978-3-642-32241-9_37}
}

@article{umuroglu2016finn,
  title = {{{FINN}}: {{A}} Framework for Fast, Scalable Binarized Neural Network Inference},
  author = {Umuroglu, Yaman and Fraser, Nicholas J. and Gambardella, Giulio and Blott, Michaela and Leong, Philip and Jahre, Magnus and Vissers, Kees},
  year = {2016},
  month = dec,
  doi = {10.1145/3020078.3021744},
  archiveprefix = {arXiv},
  arxivid = {1612.07119},
  eprint = {1612.07119},
  eprinttype = {arxiv}
}

@article{vanderstaaij2018creating,
  title = {Creating Custom Silicon Chips for {{IoT}} Products - {{IoT}} Blog - Internet of Things - Arm Community},
  author = {Van Der Staaij, Thomas},
  year = {2018}
}

@article{vangageldonkasynchronous,
  title = {An Asynchronous Low-Power {{80C51}} Microcontroller},
  author = {Van Gageldonk, Hans and Van Berkel, Kees and Peeters, Ad and Baumann, Daniel and Gloor, Daniel and Stegmann, Gerhard}
}

@inproceedings{venkataramani2014axnn,
  title = {{{AxNN}}: {{Energy}}-Efficient Neuromorphic Systems Using Approximate Computing},
  booktitle = {Proc. 2014 Int. {{Symp}}. {{Low}} Power Electron. {{Des}}. - {{ISLPED}} '14},
  author = {Venkataramani, Swagath and Ranjan, Ashish and Roy, Kaushik and Raghunathan, Anand},
  year = {2014},
  pages = {27--32},
  publisher = {{ACM Press}},
  address = {{New York, New York, USA}},
  doi = {10.1145/2627369.2627613},
  isbn = {978-1-4503-2975-0}
}

@misc{verimap,
  title = {Verimap},
  author = {Sokolov, Danil},
  year = {2017},
  url = {https://github.com/danilovesky/verimap}
}

@misc{verisyn,
  title = {Verisyn},
  author = {Burns, Frank and Shang, Delong},
  year = {2002},
  url = {http://async.org.uk/besst/verisyn/}
}

@article{verkesthow,
  title = {How New Hardware Can Drastically Reduce the Power Consumption of Artificial Intelligence},
  author = {Verkest, Diederik},
  journal = {Insid. Big data}
}

@techreport{vishaysemiconductors2019tssp40xx,
  title = {{{TSSP40xx}} Datasheet},
  author = {{Vishay Semiconductors}},
  year = {2019}
}

@article{wang2005180mv,
  title = {A 180-{{mV}} Subthreshold {{FFT}} Processor Using a Minimum Energy Design Methodology},
  author = {Wang, A. and Chandrakasan, A.},
  year = {2005},
  month = jan,
  volume = {40},
  pages = {310--319},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2004.837945},
  journal = {IEEE J. Solid-State Circuits},
  number = {1}
}

@article{wang2005180mva,
  title = {A 180-{{mV}} Subthreshold {{FFT}} Processor Using a Minimum Energy Design Methodology},
  author = {Wang, A. and Chandrakasan, A.},
  year = {2005},
  month = jan,
  volume = {40},
  pages = {310--319},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2004.837945},
  journal = {IEEE J. Solid-State Circuits},
  number = {1}
}

@inproceedings{wang2015tonychopper,
  title = {{{TonyChopper}}: {{A}} Desynchronization Package},
  booktitle = {{{IEEE}}/{{ACM}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{Dig}}. {{Tech}}. {{Pap}}. {{ICCAD}}},
  author = {Wang, Zhao and He, Xiao and Sechen, Carl M.},
  year = {2015},
  month = nov,
  volume = {2015-Janua},
  pages = {446--453},
  publisher = {{IEEE}},
  issn = {10923152},
  doi = {10.1109/ICCAD.2014.7001390},
  isbn = {978-1-4799-6278-5},
  keywords = {delay insensitivity,desynchronization,low voltage operation,robustness,sub-threshold regime}
}

@article{wang2019lutnet,
  title = {{{LUTNet}}: {{Rethinking}} Inference in {{FPGA}} Soft Logic},
  author = {Wang, Erwei and Davis, James J. and Cheung, Peter Y. K. and Constantinides, George A.},
  year = {2019},
  month = apr,
  archiveprefix = {arXiv},
  arxivid = {1904.00938},
  eprint = {1904.00938},
  eprinttype = {arxiv}
}

@article{wang2020shenjing,
  title = {Shenjing: {{A}} Low Power Reconfigurable Neuromorphic Accelerator with Partial-Sum and Spike Networks-on-Chip},
  author = {Wang, Bo and Zhou, Jun and Wong, Weng-Fai and Peh, Li-Shiuan},
  year = {2020},
  pages = {240--245},
  archiveprefix = {arXiv},
  arxivid = {1911.10741},
  eprint = {1911.10741},
  eprinttype = {arxiv},
  isbn = {9783981926347},
  journal = {Proc Autom Test Eur Conf Exhib},
  keywords = {cifar10,mnist}
}

@article{wangpipecnn,
  title = {{{PipeCNN}}},
  author = {Wang, Dong}
}

@techreport{wheeldon2017design,
  title = {Design Methods for Minimum Energy Point Asynchronous Processors in the Internet of Things},
  author = {Wheeldon, Adrian},
  year = {2017}
}

@inproceedings{wheeldon2017power,
  title = {Power Proportional Adder Design for {{Internet}} of {{Things}} in a 65nm Process},
  booktitle = {2017 27th Int. {{Symp}}. {{Power}} Timing Model. {{Optim}}. {{Simul}}.},
  author = {Wheeldon, Adrian and Morris, Jordan and Sokolov, Danil and Yakovlev, Alex},
  year = {2017},
  month = sep,
  pages = {1--6},
  publisher = {{IEEE}},
  doi = {10.1109/PATMOS.2017.8106973},
  isbn = {978-1-5090-6462-5}
}

@inproceedings{wheeldon2017powera,
  title = {Power Proportional Adder Design for {{Internet}} of {{Things}} in a 65 Nm Process},
  booktitle = {2017 27th Int. {{Symp}}. {{Power}} Timing Model. {{Optim}}. {{Simul}}.},
  author = {Wheeldon, Adrian and Morris, Jordan and Sokolov, Danil and Yakovlev, Alex},
  year = {2017},
  month = sep,
  pages = {1--6},
  publisher = {{IEEE}},
  doi = {10.1109/PATMOS.2017.8106973},
  isbn = {978-1-5090-6462-5}
}

@misc{wheeldon2018faster,
  title = {Faster and Cheaper Circuits through Self-Timing},
  author = {Wheeldon, Adrian},
  year = {2018},
  url = {http://awheeldon.com/assets/posters/armsummit-2018.pdf},
  howpublished = {Arm Res. Summit 2018},
  keywords = {poster}
}

@article{wheeldon2019selftimed,
  title = {Self-Timed, Minimum Latency Circuits for the Internet of Things},
  author = {Wheeldon, Adrian and Morris, Jordan and Sokolov, Danil and Yakovlev, Alex},
  year = {2019},
  month = nov,
  volume = {69},
  pages = {138--146},
  publisher = {{Elsevier}},
  issn = {01679260},
  doi = {10.1016/j.vlsi.2019.01.013},
  journal = {Integration}
}

@patent{wheeldon2020integrated,
  title = {Integrated Circuit Design},
  author = {Wheeldon, Adrian and Biggs, John and Kufel, Jedrzej},
  year = {2020},
  assignee = {Arm Limited},
  howpublished = {Arm Limited},
  keywords = {patent},
  number = {US 10,691,861},
  type = {Patent}
}

@article{wheeldon2020learning,
  title = {Learning Automata Based Energy-Efficient {{AI}} Hardware Design for {{IoT}} Applications},
  author = {Wheeldon, Adrian and Shafik, Rishad and Rahman, Tousif and Lei, Jie and Yakovlev, Alex and Granmo, Ole Christoffer},
  year = {2020},
  month = oct,
  volume = {378},
  issn = {14712962},
  doi = {10.1098/rsta.2019.0593},
  journal = {Philos Trans R Soc Math Phys Eng Sci},
  keywords = {artificial intelligence hardware design,energy efficiency,neural networks,Tsetlin machines},
  number = {2182},
  pmid = {32921236}
}

@misc{wheeldon2020mignon,
  title = {Mignon: Machine Learning Using Tsetlin Machine},
  author = {Wheeldon, Adrian and Lei, Jie},
  year = {2020},
  url = {https://www.youtube.com/watch?v=Au9JHrXvfCk},
  howpublished = {Arm Res. Summit 2020},
  keywords = {talk}
}

@misc{wheeldon2020sustainable,
  title = {Sustainable, {{Pervasive AI}}},
  author = {Wheeldon, Adrian},
  year = {2020},
  month = dec,
  url = {https://www.youtube.com/watch?v=PMDAywjc3yQ},
  howpublished = {3-minute PhD, UKCAS2020},
  keywords = {talk}
}

@misc{wheeldon2020tsetlin,
  title = {Tsetlin Machine: {{A}} New Paradigm for Pervasive {{AI}}},
  author = {Wheeldon, Adrian},
  year = {2020},
  address = {{SCONA Workshop, DATE 2020}},
  url = {https://www.youtube.com/watch?v=TaspuovmSR8},
  keywords = {talk}
}

@inproceedings{wheeldon2021lowlatency,
  title = {Low-{{Latency Asynchronous Logic Design}} for {{Inference}} at the {{Edge}}},
  booktitle = {Proc. {{Conf}}. {{Des}}. {{Autom}}. {{Test Eur}}.},
  author = {Wheeldon, Adrian and Yakovlev, Alex and Shafik, Rishad and Morris, Jordan},
  year = {2021},
  month = feb,
  pages = {370--373},
  isbn = {978-3-9819263-5-4},
  keywords = {Computer Science - Hardware Architecture,Computer Science - Machine Learning,Electrical Engineering and Systems Science - Signal Processing}
}

@misc{wheeldonsynopsys,
  title = {Synopsys {{Liberty}} to {{SIS Genlib Converter}}},
  author = {Wheeldon, Adrian},
  url = {https://github.com/arandomowl/liberty-to-genlib}
}

@inproceedings{wijayasekara2014equivalence,
  title = {Equivalence Verification for {{NULL}} Convention Logic ({{NCL}}) Circuits},
  booktitle = {2014 {{IEEE}} 32nd Int. {{Conf}}. {{Comput}}. {{Des}}.},
  author = {Wijayasekara, Vidura M. and Srinivasan, Sudarshan K. and Smith, Scott C.},
  year = {2014},
  month = oct,
  pages = {195--201},
  publisher = {{IEEE}},
  doi = {10.1109/ICCD.2014.6974681},
  isbn = {978-1-4799-6492-5}
}

@misc{workcraft,
  title = {The Workcraft Framework},
  url = {https://workcraft.org/}
}

@inproceedings{wu2019method,
  title = {A Method to Transform Synchronous Pipeline Circuits to Bundled-Data Asynchronous Circuits Using Commercial {{EDA}} Tools},
  booktitle = {2019 {{IEEE International Conference}} on {{Electron Devices}} and {{Solid}}-{{State Circuits}} ({{EDSSC}})},
  author = {Wu, H. and Chen, W. and Su, Z. and Wei, S. and He, A. and Chen, H.},
  year = {2019},
  month = jun,
  pages = {1--2},
  doi = {10.1109/EDSSC.2019.8754234},
  keywords = {asynchronous circuits,asynchronous processing element,bundled-data asynchronous circuit design,Bundled-data asynchronous circuits,Cadence encounter digital implementation system,circuit complexity,circuit structures,Click element,Click elements,clocks,commercial EDA tools,convolution neural network accelerator,design complexity,desynchronization,desynchronization method,electronic design automation,global clock,Lenet-5,local pulse signals,logic design,synchronisation,synchronous pipeline circuits,synchronous Verilog codes,Synopsys Design Compiler}
}

@inproceedings{wuerdig2019asynchronous,
  title = {Asynchronous {{Quasi}}-{{Random Number Generator}}: {{Taking Advantage}} of {{PVT Variations}}},
  shorttitle = {Asynchronous {{Quasi}}-{{Random Number Generator}}},
  booktitle = {2019 {{IEEE}} 10th {{Latin American Symposium}} on {{Circuits Systems}} ({{LASCAS}})},
  author = {Wuerdig, R. N. and Sartori, M. L. L. and Calazans, N. L. V.},
  year = {2019},
  month = feb,
  pages = {137--140},
  issn = {2473-4667},
  doi = {10.1109/LASCAS.2019.8667561},
  keywords = {asynchronous circuit design techniques,asynchronous circuits,cryptography,digital circuits,digital signatures,Entropy,field programmable gate arrays,FPGA prototype,Generators,hard-to-predict events,Latches,logic design,Logic gates,network equipment testers,Pipelines,process; voltage and temperature variability,Protocols,pseudorandom number generators,PVT variations,quasirandom number generator hardware,random number generation,true-random number generators,Uncertainty}
}

@article{xiaasynchronous,
  title = {Asynchronous Communication Mechanisms Using Self-Timed Circuits},
  author = {Xia, F and Yakovlev, A and Shang, D and Bystrov, A and Koelmans, A and Kinniment, D J}
}

@inproceedings{xu2010optimizing,
  title = {Optimizing Power and Throughput for M-out-of-n Encoded Asynchronous Circuits},
  booktitle = {2010 11th Int. {{Symp}}. {{Qual}}. {{Electron}}. {{Des}}.},
  author = {Xu, Jun and {Ge Zhang} and {Weiwu Hu}},
  year = {2010},
  month = mar,
  pages = {151--157},
  publisher = {{IEEE}},
  doi = {10.1109/ISQED.2010.5450406},
  isbn = {978-1-4244-6454-8}
}

@inproceedings{yakovlev2011energy,
  title = {Energy Modulated Computing},
  booktitle = {Des. {{Autom}}. {{Test}} Eur.},
  author = {Yakovlev, Alex},
  year = {2011},
  pages = {1340--1345}
}

@inproceedings{yakovlev2013advances,
  title = {Advances in Asynchronous Logic: From Principles to {{GALS}} \& {{NoC}}, Recent Industry Applications, and Commercial {{CAD}} Tools},
  booktitle = {{{DATE}} '13 Proc. {{Conf}}. {{Des}}. {{Autom}}. {{Test}} Eur.},
  author = {Yakovlev, Alex and Vivet, Pascal and Renaudin, Marc},
  year = {2013},
  isbn = {978-3-9815370-0-0},
  keywords = {asynchronous design,CAD flow,component,GALS,handshake circuits}
}

@misc{yakovlev2018asyncanalog,
  title = {Async-{{Analog}}: {{Happy Cross}}-Talking?},
  author = {Yakovlev, Alex},
  year = {2018},
  url = {http://async.org.uk/presentations/ASYNC18-FAC18-keynote-AY-last.pdf},
  language = {en}
}

@inproceedings{yang2006highlevel,
  title = {High-Level Synthesis for Self-Timed Systems},
  booktitle = {{{APCCAS}} 2006 - 2006 {{IEEE}} Asia Pacific Conf. {{Circuits}} Syst.},
  author = {Yang, Jung-Lin and Tien, Hsu-Ching and Hsu, Chia-Ming and Lin, Sung-Min},
  year = {2006},
  month = dec,
  pages = {1410--1413},
  publisher = {{IEEE}},
  doi = {10.1109/APCCAS.2006.342465},
  isbn = {1-4244-0386-3}
}

@article{yuying2001design,
  title = {Design and {{VLSI}} Implementation of an Asynchronous Low Power Microcontroller},
  author = {{Yu Ying} and {Zhou Lei} and {Min Hao}},
  year = {2001},
  pages = {797--799},
  doi = {10.1109/ICASIC.2001.982683},
  isbn = {0-7803-6677-8},
  journal = {ASICON 2001 2001 4th Int Conf ASIC Proc Cat No01TH8549}
}

@inproceedings{yuying2001designa,
  title = {Design and {{VLSI}} Implementation of an Asynchronous Low Power Microcontroller},
  booktitle = {{{ASICON}} 2001. 2001 4th Int. {{Conf}}. {{ASIC}} Proc. (Cat. {{No}}.{{01TH8549}})},
  author = {{Yu Ying} and {Zhou Lei} and {Min Hao}},
  year = {2001},
  pages = {797--799},
  publisher = {{IEEE}},
  doi = {10.1109/ICASIC.2001.982683},
  isbn = {0-7803-6677-8}
}

@article{zhai2008variationtolerant,
  title = {A Variation-Tolerant Sub-200 {{mV}} 6-{{T}} Subthreshold {{SRAM}}},
  author = {Zhai, Bo and Hanson, Scott and Blaauw, David and Sylvester, Dennis},
  year = {2008},
  month = oct,
  volume = {43},
  pages = {2338--2348},
  issn = {0018-9200},
  doi = {10.1109/JSSC.2008.2001903},
  journal = {IEEE J. Solid-State Circuits},
  number = {10}
}

@inproceedings{zhang2010startup,
  title = {Start-up Analysis for Differential Ring Oscillator with Even Number of Stages},
  booktitle = {2010 {{IEEE Asia Pacific Conference}} on {{Circuits}} and {{Systems}}},
  author = {Zhang, H. and Yang, H. and Liu, F. and Wei, Y. and Zhang, J.},
  year = {2010},
  month = dec,
  pages = {636--639},
  doi = {10.1109/APCCAS.2010.5774827},
  keywords = {clocks,Clocks,CMOS analogue integrated circuits,CMOS process,differential ring VCO,Even-Stage,Generators,Inverters,Noise,phase locked loops,PLL clock generator,Ring Oscillator,Ring oscillators,size 0.13 mum,stable equilibrium state,Start-up,start-up analysis,start-up circuit technique,VCO,voltage-controlled oscillator,voltage-controlled oscillators,Voltage-controlled oscillators}
}

@article{zhang2011novel,
  title = {A {{Novel Power Delivery Method}} for {{Asynchronous Loads}} in {{Energy Harvesting Systems}}},
  author = {Zhang, Xuefu and Shang, Delong and Xia, Fei and Yakovlev, Alex},
  year = {2011},
  month = dec,
  volume = {7},
  pages = {1--22},
  issn = {1550-4832, 1550-4840},
  doi = {10.1145/2043643.2043646},
  journal = {J. Emerg. Technol. Comput. Syst.},
  language = {en},
  number = {4}
}

@article{zhang2017hello,
  title = {Hello Edge: {{Keyword}} Spotting on Microcontrollers},
  author = {Zhang, Yundong and Suda, Naveen and Lai, Liangzhen and Chandra, Vikas},
  year = {2017},
  month = nov,
  archiveprefix = {arXiv},
  arxivid = {1711.07128},
  eprint = {1711.07128},
  eprinttype = {arxiv}
}

@article{zhang2018thundervolt,
  title = {{{ThUnderVolt}}: {{Enabling}} Aggressive Voltage Underscaling and Timing Error Resilience for Energy Efficient Deep Neural Network Accelerators},
  author = {Zhang, Jeff and Rangineni, Kartheek and Ghodsi, Zahra and Garg, Siddharth},
  year = {2018},
  month = feb,
  archiveprefix = {arXiv},
  arxivid = {1802.03806},
  eprint = {1802.03806},
  eprinttype = {arxiv}
}

@article{zhang2020convergence,
  title = {On the {{Convergence}} of {{Tsetlin Machines}} for the {{IDENTITY}}- and {{NOT Operators}}},
  author = {Zhang, Xuan and Jiao, Lei and Granmo, Ole-Christoffer and Goodwin, Morten},
  year = {2020},
  month = jul,
  archiveprefix = {arXiv},
  eprint = {2007.14268},
  eprinttype = {arxiv},
  keywords = {Computer Science - Artificial Intelligence,Computer Science - Machine Learning},
  primaryclass = {cs},
  journal = {arXiv:2007.14268 [cs]}
}

@inproceedings{zhou2006costaware,
  title = {Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement},
  booktitle = {Proc. 2006 {{IEEE}}/{{ACM}} Int. {{Conf}}. {{Comput}}. {{Des}}. - {{ICCAD}} '06},
  author = {Zhou, Yu and Sokolov, Danil and Yakovlev, Alex},
  year = {2006},
  pages = {158},
  publisher = {{Association for Computing Machinery (ACM)}},
  address = {{New York, New York, USA}},
  doi = {10.1145/1233501.1233533},
  keywords = {favourite}
}

@inproceedings{zhou2006costawarea,
  title = {Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement},
  booktitle = {{{IEEE}}/{{ACM}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{Dig}}. {{Tech}}. {{Pap}}. {{ICCAD}}},
  author = {Zhou, Yu and Sokolov, Danil and Yakovlev, Alex},
  year = {2006},
  pages = {158--163},
  issn = {10923152},
  doi = {10.1109/ICCAD.2006.320080},
  isbn = {1-59593-389-1}
}

@inproceedings{zhou2006costawareb,
  title = {Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement},
  booktitle = {{{IEEE}}/{{ACM}} Int. {{Conf}}. {{Comput}}. {{Des}}. {{Dig}}. {{Tech}}. {{Pap}}. {{ICCAD}}},
  author = {Zhou, Yu and Sokolov, Danil and Yakovlev, Alex},
  year = {2006},
  month = nov,
  pages = {158--163},
  publisher = {{IEEE}},
  issn = {10923152},
  doi = {10.1109/ICCAD.2006.320080},
  isbn = {1-59593-389-1}
}


