// Seed: 252961095
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7;
  assign id_3 = id_4;
  always @(posedge id_0 or negedge 1'b0) begin
    disable id_8;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output supply1 id_7
);
  wire id_9;
  module_0(
      id_4, id_1, id_1, id_0, id_4, id_4
  );
  assign id_3 = 1;
endmodule
