<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('modules.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span><span onclick="javascript:toggleLevel(5);">5</span><span onclick="javascript:toggleLevel(6);">6</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><a class="el" href="group__bsp.html" target="_self">Board Support Package (BSP)</a></td><td class="desc">API access to board specific functionality </td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__board__evkit.html" target="_self">Evaluation Kit Board Support</a></td><td class="desc">Provides the configuration and setup to use the Evaluation Kit Board with the SDK and the provided example applications </td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__led__bsp.html" target="_self">LED Board Support API.</a></td><td class="desc"></td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__max14690__bsp.html" target="_self">MAX14690 Board Support API.</a></td><td class="desc"></td></tr>
<tr id="row_0_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_3_" class="arrow" onclick="toggleFolder('0_3_')">&#9658;</span><a class="el" href="group__mx25__driver.html" target="_self">MX25 SPI Multi-I/O Flash Memory Driver</a></td><td class="desc"></td></tr>
<tr id="row_0_3_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__MX25__Commands.html" target="_self">MX25 SPI Command Definitions</a></td><td class="desc"></td></tr>
<tr id="row_0_4_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__nhd12832__bsp.html" target="_self">NHD12832 Display Driver BSP</a></td><td class="desc"></td></tr>
<tr id="row_0_5_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__pushbutton__evkit.html" target="_self">Push button driver board support</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><a class="el" href="group__group__adc.html" target="_self">ADC</a></td><td class="desc">10-Bit Analog to Digital Converter </td></tr>
<tr id="row_1_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_0_" class="arrow" onclick="toggleFolder('1_0_')">&#9658;</span><a class="el" href="group__adc__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_1_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">ADC Peripheral Register Offsets from the ADC Base Peripheral Address </td></tr>
<tr id="row_1_0_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_1_0_1_" class="arrow" onclick="toggleFolder('1_0_1_')">&#9658;</span><a class="el" href="group__ADC__CTRL__Register.html" target="_self">ADC_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the ADC_CTRL register </td></tr>
<tr id="row_1_0_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__CHSEL__values.html" target="_self">ADC Channel Select Values</a></td><td class="desc">Channel Select Values </td></tr>
<tr id="row_1_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__STATUS__Register.html" target="_self">ADC_STATUS</a></td><td class="desc">Field Positions and Bit Masks for the ADC_STATUS register </td></tr>
<tr id="row_1_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__DATA__Register.html" target="_self">ADC_DATA</a></td><td class="desc">Field Positions and Bit Masks for the ADC_DATA register </td></tr>
<tr id="row_1_0_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_1_0_4_" class="arrow" onclick="toggleFolder('1_0_4_')">&#9658;</span><a class="el" href="group__ADC__INTR__Register.html" target="_self">ADC_INTR Register</a></td><td class="desc">Interrupt Enable and Interrupt Flag Field Positions and Bit Masks </td></tr>
<tr id="row_1_0_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__INTR__IE__Register.html" target="_self">Interrupt Enable Bits</a></td><td class="desc">Interrupt Enable Bit Positions and Masks </td></tr>
<tr id="row_1_0_4_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__INTR__IF__Register.html" target="_self">Interrupt Flag Bits</a></td><td class="desc">Interrupt Flag Bit Positions and Masks </td></tr>
<tr id="row_1_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__LIMIT0__Register.html" target="_self">ADC_LIMIT0</a></td><td class="desc">Field Positions and Bit Masks for the ADC_LIMIT0 register </td></tr>
<tr id="row_1_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__LIMIT1__Register.html" target="_self">ADC_LIMIT1</a></td><td class="desc">Field Positions and Bit Masks for the ADC_LIMIT1 register </td></tr>
<tr id="row_1_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__LIMIT2__Register.html" target="_self">ADC_LIMIT2</a></td><td class="desc">Field Positions and Bit Masks for the ADC_LIMIT2 register </td></tr>
<tr id="row_1_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__LIMIT3__Register.html" target="_self">ADC_LIMIT3</a></td><td class="desc">Field Positions and Bit Masks for the ADC_LIMIT3 register </td></tr>
<tr id="row_1_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__AFE__CTRL__Register.html" target="_self">ADC_AFE_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the ADC_AFE_CTRL register </td></tr>
<tr id="row_1_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__RO__CAL0__Register.html" target="_self">ADC_RO_CAL0</a></td><td class="desc">Field Positions and Bit Masks for the ADC_RO_CAL0 register </td></tr>
<tr id="row_1_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__RO__CAL1__Register.html" target="_self">ADC_RO_CAL1</a></td><td class="desc">Field Positions and Bit Masks for the ADC_RO_CAL1 register </td></tr>
<tr id="row_1_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ADC__RO__CAL2__Register.html" target="_self">ADC_RO_CAL2</a></td><td class="desc">Field Positions and Bit Masks for the ADC_RO_CAL2 register </td></tr>
<tr id="row_2_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_2_" class="arrow" onclick="toggleFolder('2_')">&#9660;</span><a class="el" href="group__aes.html" target="_self">Advanced Encryption Standard (AES)</a></td><td class="desc">High-level API for AES encryption engine </td></tr>
<tr id="row_2_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__aes__overview.html" target="_self">Overview and Usage</a></td><td class="desc">Advanced Encryption Standard API public include file </td></tr>
<tr id="row_2_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_1_" class="arrow" onclick="toggleFolder('2_1_')">&#9658;</span><a class="el" href="group__aes__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the AES Peripheral Module </td></tr>
<tr id="row_2_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__AES__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">AES Register Offsets from the AES Base Peripheral Address </td></tr>
<tr id="row_2_1_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_1_1_" class="arrow" onclick="toggleFolder('2_1_1_')">&#9658;</span><a class="el" href="group__AES__CTRL__Register.html" target="_self">AES_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the AES_CTRL register </td></tr>
<tr id="row_2_1_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__aes__ctrl__field__values.html" target="_self">AES_CTRL Field Values</a></td><td class="desc"></td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><a class="el" href="group__crc.html" target="_self">Cyclic Redundancy Check (CRC)</a></td><td class="desc">High-level API for CRC Peripheral Module </td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_0_" class="arrow" onclick="toggleFolder('3_0_')">&#9658;</span><a class="el" href="group__crc__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the CRC Peripheral Module </td></tr>
<tr id="row_3_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CRC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">CRC Peripheral Module Register Offsets from the CRC Base Peripheral Address </td></tr>
<tr id="row_3_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__CRC__RESEED__Register.html" target="_self">CRC_RESEED</a></td><td class="desc">Field Positions and Bit Masks for the CRC_RESEED register </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9660;</span><a class="el" href="group__flc.html" target="_self">Flash Controller</a></td><td class="desc">Internal Flash Controller (FLC) API </td></tr>
<tr id="row_4_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_0_" class="arrow" onclick="toggleFolder('4_0_')">&#9658;</span><a class="el" href="group__flc__registers.html" target="_self">Registers</a></td><td class="desc">Register interface definitions </td></tr>
<tr id="row_4_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__flc__special__codes.html" target="_self">Flash Controller Codes/Keys.</a></td><td class="desc">Required values to pass to the flash controller to perform restricted operations </td></tr>
<tr id="row_4_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Flash Controller Register Offsets from the FLC Base Peripheral Address </td></tr>
<tr id="row_4_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__FADDR__Register.html" target="_self">FLC_FADDR</a></td><td class="desc">Field Positions and Bit Masks for the FLC_FADDR register </td></tr>
<tr id="row_4_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__FCKDIV__Register.html" target="_self">FLC_FCKDIV</a></td><td class="desc">Field Positions and Bit Masks for the FLC_FCKDIV register </td></tr>
<tr id="row_4_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__CTRL__Register.html" target="_self">FLC_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the FLC_CTRL register </td></tr>
<tr id="row_4_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__INTR__Register.html" target="_self">FLC_INTR</a></td><td class="desc">Field Positions and Bit Masks for the FLC_INTR register </td></tr>
<tr id="row_4_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__PERFORM__Register.html" target="_self">FLC_PERFORM</a></td><td class="desc">Field Positions and Bit Masks for the FLC_PERFORM register </td></tr>
<tr id="row_4_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__STATUS__Register.html" target="_self">FLC_STATUS</a></td><td class="desc">Field Positions and Bit Masks for the FLC_STATUS register </td></tr>
<tr id="row_4_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__SECURITY__Register.html" target="_self">FLC_SECURITY</a></td><td class="desc">Field Positions and Bit Masks for the FLC_SECURITY register </td></tr>
<tr id="row_4_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__BYPASS__Register.html" target="_self">FLC_BYPASS</a></td><td class="desc">Field Positions and Bit Masks for the FLC_BYPASS register </td></tr>
<tr id="row_4_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__CTRL2__Register.html" target="_self">FLC_CTRL2</a></td><td class="desc">Field Positions and Bit Masks for the FLC_CTRL2 register </td></tr>
<tr id="row_4_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__INTFL1__Register.html" target="_self">FLC_INTFL1</a></td><td class="desc">Field Positions and Bit Masks for the FLC_INTFL1 register </td></tr>
<tr id="row_4_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__FLC__INTEN1__Register.html" target="_self">FLC_INTEN1</a></td><td class="desc">Field Positions and Bit Masks for the FLC_INTEN1 register </td></tr>
<tr id="row_5_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9660;</span><a class="el" href="group__gpio.html" target="_self">General-Purpose Input/Output (GPIO)</a></td><td class="desc">System level initialization for the GPIO module </td></tr>
<tr id="row_5_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9658;</span><a class="el" href="group__gpio__port__pin.html" target="_self">Port and Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_5_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port.html" target="_self">Port Definitions</a></td><td class="desc"></td></tr>
<tr id="row_5_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin.html" target="_self">Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_5_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_1_" class="arrow" onclick="toggleFolder('5_1_')">&#9658;</span><a class="el" href="group__gpio__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GPIO Peripheral Module </td></tr>
<tr id="row_5_1_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_0_" class="arrow" onclick="toggleFolder('5_1_0_')">&#9658;</span><a class="el" href="group__GPIO__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">GPIO Register Offsets from the GPIO Base Address </td></tr>
<tr id="row_5_1_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__rst__mode__offsets.html" target="_self">Registers GPIO_RST_MODE_P[0..15] Offsets</a></td><td class="desc">GPIO_RST_MODE_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__free__offsets.html" target="_self">Registers GPIO_FREE_P[0..15] Offsets</a></td><td class="desc">GPIO_FREE_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__out__mode__offsets.html" target="_self">GPIO_OUT_MODE_P[0..15] Registers</a></td><td class="desc">GPIO_OUT_MODE_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__out__val__offsets.html" target="_self">GPIO_OUT_VAL_P[0..15] Registers</a></td><td class="desc">GPIO_OUT_VAL_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__func__sel__offsets.html" target="_self">GPIO_FUNC_SEL_P[0..15] Registers</a></td><td class="desc">GPIO_FUNC_SEL_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__in__mode__offsets.html" target="_self">GPIO_IN_MODE_P[0..15] Registers</a></td><td class="desc">GPIO_IN_MODE_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__in__val__offsets.html" target="_self">GPIO_IN_VAL_P[0..15] Registers</a></td><td class="desc">GPIO_IN_VAL_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__int__mode__offsets.html" target="_self">GPIO_INT_MODE_P[0..15] Registers</a></td><td class="desc">GPIO_INT_MODE_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__int__flag__offsets.html" target="_self">GPIO_INTFL_P[0..15] Registers</a></td><td class="desc">GPIO_INTFL_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_0_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__int__enable__offsets.html" target="_self">GPIO_INTEN_P[0..15] Registers</a></td><td class="desc">GPIO_INTEN_P[0..15] Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_5_1_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_1_" class="arrow" onclick="toggleFolder('5_1_1_')">&#9658;</span><a class="el" href="group__GPIO__RST__MODE__Register.html" target="_self">GPIO_RST_MODE</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_RST_MODE register </td></tr>
<tr id="row_5_1_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__RST__MODE__Values.html" target="_self">Reset Mode Values</a></td><td class="desc">Mode Values for setting the GPIO_RST_MODE Field for different pad modes </td></tr>
<tr id="row_5_1_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_2_" class="arrow" onclick="toggleFolder('5_1_2_')">&#9658;</span><a class="el" href="group__GPIO__FREE__Register.html" target="_self">GPIO_FREE</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_FREE register </td></tr>
<tr id="row_5_1_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__FREE__Values.html" target="_self">Reset Mode Values</a></td><td class="desc">Mode Values for setting the GPIO_FREE to Available or Unavailable </td></tr>
<tr id="row_5_1_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__MODE__Values.html" target="_self">Output Mode Values</a></td><td class="desc">GPIO_OUT_MODE values for setting the different port pin output modes </td></tr>
<tr id="row_5_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__MODE__Register.html" target="_self">GPIO_OUT_MODE</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_OUT_MODE register </td></tr>
<tr id="row_5_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__OUT__VAL__Register.html" target="_self">GPIO_OUT_VAL</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_OUT_VAL register </td></tr>
<tr id="row_5_1_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_5_" class="arrow" onclick="toggleFolder('5_1_5_')">&#9658;</span><a class="el" href="group__GPIO__FUNC__SEL__Register.html" target="_self">GPIO_FUNC_SEL</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_FUNC_SEL register </td></tr>
<tr id="row_5_1_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__FUNC__SEL__Values.html" target="_self">Function type selection values</a></td><td class="desc">Function selection values for the GPIO_FUNC_SEL Register </td></tr>
<tr id="row_5_1_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_6_" class="arrow" onclick="toggleFolder('5_1_6_')">&#9658;</span><a class="el" href="group__GPIO__IN__MODE__Register.html" target="_self">GPIO_IN_MODE</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_IN_MODE register </td></tr>
<tr id="row_5_1_6_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__IN__MODE__Values.html" target="_self">Input mode selection values</a></td><td class="desc">Input mode values for selecting the GPIO input mode </td></tr>
<tr id="row_5_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__IN__VAL__Register.html" target="_self">GPIO_IN_VAL</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_IN_VAL register </td></tr>
<tr id="row_5_1_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_5_1_8_" class="arrow" onclick="toggleFolder('5_1_8_')">&#9658;</span><a class="el" href="group__GPIO__INT__MODE__Register.html" target="_self">GPIO_INT_MODE</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_INT_MODE register </td></tr>
<tr id="row_5_1_8_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INT__MODE__Values.html" target="_self">Interrupt mode selection values</a></td><td class="desc">Values for setting the interrupt mode of a GPIO input pin </td></tr>
<tr id="row_5_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INTFL__Register.html" target="_self">GPIO_INTFL</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_INTFL register </td></tr>
<tr id="row_5_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__GPIO__INTEN__Register.html" target="_self">GPIO_INTEN</a></td><td class="desc">Field Positions and Bit Masks for the GPIO_INTEN register </td></tr>
<tr id="row_6_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9660;</span><a class="el" href="group__ioman.html" target="_self">I/O Manager</a></td><td class="desc">I/O Mapping for GPIO and Peripheral Port Pins </td></tr>
<tr id="row_6_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_0_" class="arrow" onclick="toggleFolder('6_0_')">&#9658;</span><a class="el" href="group__ioman__registers.html" target="_self">Registers</a></td><td class="desc">IOMAN Registers </td></tr>
<tr id="row_6_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__wud__req__ports.html" target="_self">WUD_REQ_Px</a></td><td class="desc">Wakeup requests for each port </td></tr>
<tr id="row_6_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__wud__ack__ports.html" target="_self">WUD_ACK_Px</a></td><td class="desc">Wakeup acknowledgement for each port </td></tr>
<tr id="row_6_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ali__req__ports.html" target="_self">ALI_REQ_Px</a></td><td class="desc">Analog Input Request per port </td></tr>
<tr id="row_6_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ali__ack__ports.html" target="_self">ALI_ACK_Px</a></td><td class="desc">Analog Input Acknowledgment per port </td></tr>
<tr id="row_6_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ioman__periph__config.html" target="_self">Peripheral Configuration</a></td><td class="desc">Peripheral I/O Configuration Request and Acknowledment Objects </td></tr>
<tr id="row_6_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ioman__pad__mode.html" target="_self">I/O Pad Modes</a></td><td class="desc">Configuration object to set the I/O pad operation for an I/O pin </td></tr>
<tr id="row_6_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__ioman__reg__offs.html" target="_self">IOMAN Register Offsets</a></td><td class="desc"></td></tr>
<tr id="row_6_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__IOMAN__WUD__Req__Regs.html" target="_self">IOMAN_WUD_REQx</a></td><td class="desc">IOMAN Wakeup Detect Register Fields Positions and Masks </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_7_" class="arrow" onclick="toggleFolder('7_')">&#9660;</span><a class="el" href="group__i2cm.html" target="_self">I2C Master</a></td><td class="desc">I2C Master Peripheral API </td></tr>
<tr id="row_7_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__i2cm__blocking.html" target="_self">I2CM Blocking Functions</a></td><td class="desc"></td></tr>
<tr id="row_7_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__i2cm__async.html" target="_self">I2CM Asynchrous Functions</a></td><td class="desc">Function type for the I2C Master callback </td></tr>
<tr id="row_7_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_7_2_" class="arrow" onclick="toggleFolder('7_2_')">&#9658;</span><a class="el" href="group__i2cm__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the I2CM Peripheral Module </td></tr>
<tr id="row_7_2_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_7_2_0_" class="arrow" onclick="toggleFolder('7_2_0_')">&#9658;</span><a class="el" href="group__I2CM__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">I2C Master Register Offsets from the I2CM[n] Base Peripheral Address </td></tr>
<tr id="row_7_2_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__FS__CLK__DIV__Register.html" target="_self">I2CM_FS_CLK_DIV</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_FS_CLK_DIV register </td></tr>
<tr id="row_7_2_0_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__TIMEOUT__Register.html" target="_self">I2CM_TIMEOUT</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_TIMEOUT register </td></tr>
<tr id="row_7_2_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__CTRL__Register.html" target="_self">I2CM_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_CTRL register </td></tr>
<tr id="row_7_2_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__TRANS__Register.html" target="_self">I2CM_TRANS</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_TRANS register </td></tr>
<tr id="row_7_2_0_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__INTFL__Register.html" target="_self">I2CM_INTFL</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_INTFL register </td></tr>
<tr id="row_7_2_0_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__INTEN__Register.html" target="_self">I2CM_INTEN</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_INTEN register </td></tr>
<tr id="row_7_2_0_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__I2CM__BB__Register.html" target="_self">I2CM_BB</a></td><td class="desc">Field Positions and Bit Masks for the I2CM_BB register </td></tr>
<tr id="row_8_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_8_" class="arrow" onclick="toggleFolder('8_')">&#9660;</span><a class="el" href="group__i2cs.html" target="_self">I2C Slave</a></td><td class="desc">I2C Slave Peripheral API </td></tr>
<tr id="row_8_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_8_0_" class="arrow" onclick="toggleFolder('8_0_')">&#9658;</span><a class="el" href="group__i2cs__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the I2CS Peripheral Module </td></tr>
<tr id="row_8_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2CS__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">I2C Slave Register Offsets from the I2CS Base Peripheral Address </td></tr>
<tr id="row_8_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2CS__CLK__DIV__Register.html" target="_self">I2CS_CLK_DIV</a></td><td class="desc">Field Positions and Bit Masks for the I2CS_CLK_DIV register </td></tr>
<tr id="row_8_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2CS__DEV__ID__Register.html" target="_self">I2CS_DEV_ID</a></td><td class="desc">Field Positions and Bit Masks for the I2CS_DEV_ID register </td></tr>
<tr id="row_8_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2CS__INTFL__Register.html" target="_self">I2CS_INTFL</a></td><td class="desc">Field Positions and Bit Masks for the I2CS_INTFL register </td></tr>
<tr id="row_8_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2CS__INTEN__Register.html" target="_self">I2CS_INTEN</a></td><td class="desc">Field Positions and Bit Masks for the I2CS_INTEN register </td></tr>
<tr id="row_8_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__I2CS__DATA__BYTE__Register.html" target="_self">I2CS_DATA_BYTE</a></td><td class="desc">Field Positions and Bit Masks for the I2CS_DATA_BYTE register </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_9_" class="arrow" onclick="toggleFolder('9_')">&#9660;</span><a class="el" href="group__maa.html" target="_self">MAA</a></td><td class="desc"></td></tr>
<tr id="row_9_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_9_0_" class="arrow" onclick="toggleFolder('9_0_')">&#9658;</span><a class="el" href="group__maa__mem__segments.html" target="_self">Memory Segment Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the MAA Memory Mapped Segments </td></tr>
<tr id="row_9_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__MAA__Register__Mem__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">MAA Memory Mapped Register Offsets from the MAA Peripheral Module Base Memory Mapped Address </td></tr>
<tr id="row_10_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_10_" class="arrow" onclick="toggleFolder('10_')">&#9660;</span><a class="el" href="group__owm.html" target="_self">1-Wire Master (OWM)</a></td><td class="desc"></td></tr>
<tr id="row_10_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_10_0_" class="arrow" onclick="toggleFolder('10_0_')">&#9658;</span><a class="el" href="group__owm__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_10_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__OWM__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">1-Wire Master register offsets from the 1-Wire Master Base Peripheral Address </td></tr>
<tr id="row_10_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__owm__cfg.html" target="_self">OWM_CFG</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_10_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__owm__clk__div.html" target="_self">OWM_CLK_DIV</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_10_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__owm__ctrl__stat.html" target="_self">OWM_CTRL_STAT</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_10_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__owm__data.html" target="_self">OWM_DATA</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_10_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__owm__intfl.html" target="_self">OWM_INTFL</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_10_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__owm__inten.html" target="_self">OWM_INTEN</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_11_" class="arrow" onclick="toggleFolder('11_')">&#9660;</span><a class="el" href="group__pmuGroup.html" target="_self">Peripheral Management Unit</a></td><td class="desc">Peripheral Management Unit (PMU) Interface </td></tr>
<tr id="row_11_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_11_0_" class="arrow" onclick="toggleFolder('11_0_')">&#9658;</span><a class="el" href="group__pmu__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PMU Module </td></tr>
<tr id="row_11_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PMU__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">PMU Register Offsets from the PMU Base Peripheral Address </td></tr>
<tr id="row_12_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__prng.html" target="_self">Pseudo-Random Number Generator (PRNG)</a></td><td class="desc">Pseudo-random number generator(PRNG) Peripheral Module </td></tr>
<tr id="row_13_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_13_" class="arrow" onclick="toggleFolder('13_')">&#9660;</span><a class="el" href="group__pulsetrain.html" target="_self">Pulse Train Engine</a></td><td class="desc">This is the high level API for the pulse train engine </td></tr>
<tr id="row_13_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_13_0_" class="arrow" onclick="toggleFolder('13_0_')">&#9658;</span><a class="el" href="group__pulsetrain__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_13_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PTG__Register__Offsets.html" target="_self">Global Register Offsets</a></td><td class="desc">Pluse Train Global Control Register Offsets from the Pulse Train Global Base Peripheral Address </td></tr>
<tr id="row_13_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__Register__Offsets.html" target="_self">Register Offsets: Configuration</a></td><td class="desc">Pluse Train Configuration Register Offsets from the Pulse Train Base Peripheral Address </td></tr>
<tr id="row_13_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__ENABLE__Register.html" target="_self">PT_ENABLE</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_13_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__RESYNC__Register.html" target="_self">PT_RESYNC</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_13_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__INTFL__Register.html" target="_self">PT_INTFL</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_13_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__INTEN__Register.html" target="_self">PT_INTEN</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_13_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_13_0_6_" class="arrow" onclick="toggleFolder('13_0_6_')">&#9658;</span><a class="el" href="group__PT__RATE__LENGTH__Register.html" target="_self">PT_RATE_LENGTH</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_13_0_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__pt__mode__v__sv.html" target="_self">PT Rates</a></td><td class="desc">Pulse train rate/length values for the PT_RATE_LENGTH_MODE field </td></tr>
<tr id="row_13_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__LOOP__Register.html" target="_self">PT_LOOP</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_13_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__PT__RESTART__Register.html" target="_self">PT_RESTART</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_14_" class="arrow" onclick="toggleFolder('14_')">&#9660;</span><a class="el" href="group__rtc.html" target="_self">Real-Time Clock (RTC)</a></td><td class="desc">Functions, types, and registers for the Real-Time Clock Peripheral </td></tr>
<tr id="row_14_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_0_" class="arrow" onclick="toggleFolder('14_0_')">&#9658;</span><a class="el" href="group__rtc__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions and Field Values for the Real-Time Clock </td></tr>
<tr id="row_14_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_14_0_0_" class="arrow" onclick="toggleFolder('14_0_0_')">&#9658;</span><a class="el" href="group__RTCCFG__registers.html" target="_self">RTCCFG Registers</a></td><td class="desc">Structure type for access to the RTCCFG Registers </td></tr>
<tr id="row_14_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__RTCCFG__Register__Offsets.html" target="_self">RTCCFG</a></td><td class="desc">Real-Time Clock CFG Register Offsets from the RTCCFG Base Peripheral Address </td></tr>
<tr id="row_14_0_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__NANO__CNTR__Register.html" target="_self">RTCCFG_RTC_NANO_CNTR</a></td><td class="desc"></td></tr>
<tr id="row_14_0_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__CLK__CTRL__Register.html" target="_self">RTCCFG_RTC_CLK_CTRL</a></td><td class="desc"></td></tr>
<tr id="row_14_0_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__OSC__CTRL__Register.html" target="_self">RTCCFG_RTC_OSC_CTRL</a></td><td class="desc"></td></tr>
<tr id="row_14_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Real-Time Clock Register Offsets from the RTC Base Peripheral Address </td></tr>
<tr id="row_14_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_14_0_2_" class="arrow" onclick="toggleFolder('14_0_2_')">&#9658;</span><a class="el" href="group__RTC__CTRL__Register.html" target="_self">RTC_CTRL</a></td><td class="desc"></td></tr>
<tr id="row_14_0_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__snz__mode__values.html" target="_self">Snooze Enable Values</a></td><td class="desc"></td></tr>
<tr id="row_14_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__FLAGS__Register.html" target="_self">RTC_FLAGS</a></td><td class="desc"></td></tr>
<tr id="row_14_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__SNZ__VAL__Register.html" target="_self">RTC_SNZ_VAL.</a></td><td class="desc"></td></tr>
<tr id="row_14_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__INTEN__Register.html" target="_self">RTC_INTEN</a></td><td class="desc"></td></tr>
<tr id="row_14_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_14_0_6_" class="arrow" onclick="toggleFolder('14_0_6_')">&#9658;</span><a class="el" href="group__RTC__PRESCALE__Register.html" target="_self">RTC_PRESCALE</a></td><td class="desc"></td></tr>
<tr id="row_14_0_6_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__rtc__prescale__values.html" target="_self">Prescale Values</a></td><td class="desc"></td></tr>
<tr id="row_14_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__PRESCALE__MASK__Register.html" target="_self">RTC_PRESCALE_MASK</a></td><td class="desc"></td></tr>
<tr id="row_14_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__TRIM__CTRL__Register.html" target="_self">RTC_TRIM_CTRL</a></td><td class="desc"></td></tr>
<tr id="row_14_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__RTC__TRIM__VALUE__Register.html" target="_self">RTC_TRIM_VALUE</a></td><td class="desc"></td></tr>
<tr id="row_15_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_15_" class="arrow" onclick="toggleFolder('15_')">&#9660;</span><a class="el" href="group__spim.html" target="_self">SPI Master</a></td><td class="desc">Serial Peripheral Interface Master (SPIM) API </td></tr>
<tr id="row_15_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__spim__async.html" target="_self">SPIM Asynchrous Functions</a></td><td class="desc">Callback function type used in asynchromous SPIM communications requests </td></tr>
<tr id="row_15_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_15_1_" class="arrow" onclick="toggleFolder('15_1_')">&#9658;</span><a class="el" href="group__spim__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_15_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__spim__fifos.html" target="_self">SPIM TX and RX FIFOs</a></td><td class="desc">TX and RX FIFO access for reads and writes using 8-bit, 16-bit and 32-bit data types </td></tr>
<tr id="row_15_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPI Master Register Offsets from the SPIM[n] Base Peripheral Address, where <code>n</code> <code>=</code> SPIM Instance Number </td></tr>
<tr id="row_15_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__FIFO__Offsets.html" target="_self">FIFO Offsets</a></td><td class="desc">SPI Master FIFO Offsets from the SPIM[n] Base FIFO Address, where <code>n</code> <code>=</code> SPIM Instance Number </td></tr>
<tr id="row_15_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__MSTR__CFG__Register.html" target="_self">SPIM_MSTR_CFG</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_MSTR_CFG register </td></tr>
<tr id="row_15_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__SS__SR__POLARITY__Register.html" target="_self">SPIM_SS_SR_POLARITY</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_SS_SR_POLARITY register </td></tr>
<tr id="row_15_1_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__GEN__CTRL__Register.html" target="_self">SPIM_GEN_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_GEN_CTRL register </td></tr>
<tr id="row_15_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__FIFO__CTRL__Register.html" target="_self">SPIM_FIFO_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_FIFO_CTRL register </td></tr>
<tr id="row_15_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__SPCL__CTRL__Register.html" target="_self">SPIM_SPCL_CTRL</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_SPCL_CTRL register </td></tr>
<tr id="row_15_1_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__INTFL__Register.html" target="_self">SPIM_INTFL</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_INTFL register </td></tr>
<tr id="row_15_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__INTEN__Register.html" target="_self">SPIM_INTEN</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_INTEN register </td></tr>
<tr id="row_15_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIM__SIMPLE__HEADERS__Register.html" target="_self">SPIM_SIMPLE_HEADERS</a></td><td class="desc">Field Positions and Bit Masks for the SPIM_SIMPLE_HEADERS register </td></tr>
<tr id="row_16_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_16_" class="arrow" onclick="toggleFolder('16_')">&#9660;</span><a class="el" href="group__spix.html" target="_self">SPIX</a></td><td class="desc">SPI Execute In Place </td></tr>
<tr id="row_16_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_16_0_" class="arrow" onclick="toggleFolder('16_0_')">&#9658;</span><a class="el" href="group__spix__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIX Peripheral Module </td></tr>
<tr id="row_16_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIX Peripheral Register Offsets from the SPIX Base Peripheral Address, <a class="el" href="group__spix__registers.html#gafa411cc2c7262cea9c74a0d23f2ff246" title="SPIX Base Peripheral Address. ">MXC_BASE_SPIX</a> </td></tr>
<tr id="row_16_0_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_16_0_1_" class="arrow" onclick="toggleFolder('16_0_1_')">&#9658;</span><a class="el" href="group__SPIX__Master__Cfg__Register.html" target="_self">SPIX_MASTER_CFG Register Fields</a></td><td class="desc">Register Fields and Shifted Field Masks for the SPIX_MASTER_CFG Register </td></tr>
<tr id="row_16_0_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__SCK.html" target="_self">SCK Sampling Mode Field</a></td><td class="desc">Field values and shifted field values for setting the SPIX SCK Sampling Mode </td></tr>
<tr id="row_16_0_1_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__SS.html" target="_self">Slave Select Polarity Field</a></td><td class="desc">Field values and shifted field values for setting the SPIX Slave Select Active High/Low Field </td></tr>
<tr id="row_16_0_1_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__Alt.html" target="_self">Alternate Timing</a></td><td class="desc">Field values and shifted field values for setting the SPIX Alternate Timing Field </td></tr>
<tr id="row_16_0_1_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__Act.html" target="_self">Active Delay Settings</a></td><td class="desc">Field values and shifted field values for setting the SPIX Activity Delay, the number of SPIX clocks between slave selection assert and active SPI clocking </td></tr>
<tr id="row_16_0_1_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__Inact.html" target="_self">Inactive Delay Settings</a></td><td class="desc">Field values and shifted field values for setting the SPIX Inactivity Delay, the number of SPIX clocks between the active SPI Clock and the Slave Select Deassertion </td></tr>
<tr id="row_16_0_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_16_0_2_" class="arrow" onclick="toggleFolder('16_0_2_')">&#9658;</span><a class="el" href="group__SPIX__Fetch__Ctrl__Register.html" target="_self">SPIX_FETCH_CTRL Register Fields</a></td><td class="desc">Register Fields and Shifted Masks for the SPIX_FETCH_CTRL Register </td></tr>
<tr id="row_16_0_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Fetch__ctrl__cmd__width.html" target="_self">Address Width Values and Shifted Values</a></td><td class="desc">Field values and shifted field values for selecting the SPIX Command Fetch Width </td></tr>
<tr id="row_16_0_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Fetch__ctrl__addr__width.html" target="_self">Address Width Values and Shifted Values</a></td><td class="desc">Field values and shifted field values for selecting the SPIX Address Fetch Width </td></tr>
<tr id="row_16_0_2_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Fetch__ctrl__data__width.html" target="_self">Data Width Values and Shifted Values</a></td><td class="desc">Field values and shifted field values for selecting the SPIX Data Fetch Width </td></tr>
<tr id="row_16_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Mode__Ctrl__Register.html" target="_self">SPIX_MODE_CTRL Register Fields</a></td><td class="desc">Register Fields and Shifted Masks for the SPIX_MODE_CTRL Register </td></tr>
<tr id="row_16_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Mode__Data__Register.html" target="_self">SPIX_MODE_DATA Register Fields</a></td><td class="desc">Register Fields and Shifted Masks for the SPIX_MODE_DATA Register </td></tr>
<tr id="row_16_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__SCK__Fb__Ctrl__Register.html" target="_self">SPIX_SCK_FB_CTRL Register Fields</a></td><td class="desc">Register Fields and Shifted Masks for the SPIX_SCK_FB_CTRL Register </td></tr>
<tr id="row_16_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__SCK.html" target="_self">SCK Sampling Mode Field</a></td><td class="desc">Field values and shifted field values for setting the SPIX SCK Sampling Mode </td></tr>
<tr id="row_16_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__SS.html" target="_self">Slave Select Polarity Field</a></td><td class="desc">Field values and shifted field values for setting the SPIX Slave Select Active High/Low Field </td></tr>
<tr id="row_16_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__Alt.html" target="_self">Alternate Timing</a></td><td class="desc">Field values and shifted field values for setting the SPIX Alternate Timing Field </td></tr>
<tr id="row_16_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__Act.html" target="_self">Active Delay Settings</a></td><td class="desc">Field values and shifted field values for setting the SPIX Activity Delay, the number of SPIX clocks between slave selection assert and active SPI clocking </td></tr>
<tr id="row_16_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Master__Cfg__Inact.html" target="_self">Inactive Delay Settings</a></td><td class="desc">Field values and shifted field values for setting the SPIX Inactivity Delay, the number of SPIX clocks between the active SPI Clock and the Slave Select Deassertion </td></tr>
<tr id="row_16_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Fetch__ctrl__cmd__width.html" target="_self">Address Width Values and Shifted Values</a></td><td class="desc">Field values and shifted field values for selecting the SPIX Command Fetch Width </td></tr>
<tr id="row_16_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Fetch__ctrl__addr__width.html" target="_self">Address Width Values and Shifted Values</a></td><td class="desc">Field values and shifted field values for selecting the SPIX Address Fetch Width </td></tr>
<tr id="row_16_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__SPIX__Fetch__ctrl__data__width.html" target="_self">Data Width Values and Shifted Values</a></td><td class="desc">Field values and shifted field values for selecting the SPIX Data Fetch Width </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_17_" class="arrow" onclick="toggleFolder('17_')">&#9660;</span><a class="el" href="group__tmr.html" target="_self">Timers</a></td><td class="desc">32/16-bit Timers </td></tr>
<tr id="row_17_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_17_0_" class="arrow" onclick="toggleFolder('17_0_')">&#9658;</span><a class="el" href="group__tmr__registers.html" target="_self">Timer Registers</a></td><td class="desc">Hardware interface definitions for the Timer Peripheral </td></tr>
<tr id="row_17_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Timer Register Offsets from the Timer[n] Base Peripheral Address, where n is between 0 and <a class="el" href="group__tmr__registers.html#ga94298c3948723f67928ed7bc5504029e" title="Define for the number of timers on the MAX3263X. ">MXC_CFG_TMR_INSTANCES</a> for the MAX3263X </td></tr>
<tr id="row_17_0_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_17_0_1_" class="arrow" onclick="toggleFolder('17_0_1_')">&#9658;</span><a class="el" href="group__TMR__CTRL__Register.html" target="_self">TMR_CTRL Register</a></td><td class="desc">Field Positions and Bit Masks for the TMR_CTRL register </td></tr>
<tr id="row_17_0_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_17_0_1_0_" class="arrow" onclick="toggleFolder('17_0_1_0_')">&#9658;</span><a class="el" href="group__TMR__CTRL__field__values.html" target="_self">TMR_CTRL Field and Shifted Field Values</a></td><td class="desc">Field values and Shifted Field values for the TMR_CTRL register </td></tr>
<tr id="row_17_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__CTRL__MODE__Field.html" target="_self">Mode Field for 32-bit Timer Operation.</a></td><td class="desc">This field is used to select the timer mode for a 32-bit timer </td></tr>
<tr id="row_17_0_1_0_1_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__CTRL__MODE__16__Field.html" target="_self">16-bit Timer Mode Field and Shifted Field Values.</a></td><td class="desc">This field is used to select the timer mode when the timer is set to a dual 16-bit timer </td></tr>
<tr id="row_17_0_1_0_2_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__CTRL__PRESCALE__Field.html" target="_self">Prescale Divide Selection Field and Shifted Field Values.</a></td><td class="desc">Timer Clock Prescaler divide values and shifted values </td></tr>
<tr id="row_17_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__COUNT16__0__Register.html" target="_self">TMR_COUNT16_0 Register</a></td><td class="desc">Field Positions and Bit Masks for the TMR_COUNT16_0 register </td></tr>
<tr id="row_17_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__TERM__CNT16__0__Register.html" target="_self">TMR_TERM_CNT16_0 Register</a></td><td class="desc">Field Positions and Bit Masks for the TMR_TERM_CNT16_0 register </td></tr>
<tr id="row_17_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__COUNT16__1____Register.html" target="_self">_TMR_COUNT16_1_ Register</a></td><td class="desc">Field Positions and Bit Masks for the <em>TMR_COUNT16_1</em> register </td></tr>
<tr id="row_17_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__TERM__CNT16__1__Register.html" target="_self">TMR_TERM_CNT16_1 Register</a></td><td class="desc">Field Positions and Bit Masks for the TMR_TERM_CNT16_1 register </td></tr>
<tr id="row_17_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__INTFL__Register.html" target="_self">TMR_INTFL Register</a></td><td class="desc">Field Positions and Bit Masks for the TMR_INTFL register </td></tr>
<tr id="row_17_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__TMR__INTEN__Register.html" target="_self">TMR_INTEN Register</a></td><td class="desc">Field Positions and Bit Masks for the TMR_INTEN register </td></tr>
<tr id="row_17_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__tmr__utils.html" target="_self">Timer Utility Functions</a></td><td class="desc"></td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_18_" class="arrow" onclick="toggleFolder('18_')">&#9660;</span><a class="el" href="group__uart__top.html" target="_self">UART API and Registers</a></td><td class="desc"></td></tr>
<tr id="row_18_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__uart__async.html" target="_self">UART Asynchronous Functions</a></td><td class="desc"></td></tr>
<tr id="row_18_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__uart__sync.html" target="_self">UART Synchronous Functions</a></td><td class="desc">Synchronous/blocking Functions for the UART peripheral </td></tr>
<tr id="row_18_2_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_18_2_" class="arrow" onclick="toggleFolder('18_2_')">&#9658;</span><a class="el" href="group__uart__registers.html" target="_self">UART Registers</a></td><td class="desc">Hardware interface definitions for the UART Peripheral </td></tr>
<tr id="row_18_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__uart__register__offsets.html" target="_self">Register Offsets</a></td><td class="desc">UART Register offsets from the <code>UARTn</code> Base Peripheral Address, where <code>n</code> <code>=</code> UART Instance Number </td></tr>
<tr id="row_18_2_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__uart__fifo__offs.html" target="_self">FIFO Register Offsets</a></td><td class="desc">UART FIFO offsets from the UART_FIFOn Base FIFO Peripheral Address, where <code>n</code> <code>=</code> UART Instance Number </td></tr>
<tr id="row_18_2_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_18_2_2_" class="arrow" onclick="toggleFolder('18_2_2_')">&#9658;</span><a class="el" href="group__UART__CTRL__register.html" target="_self">UART_CTRL</a></td><td class="desc">UART_CTRL register fields and masks </td></tr>
<tr id="row_18_2_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__UART__DATA__SIZE__Values.html" target="_self">Data Size Settings</a></td><td class="desc">UART Data Size Field Settings and Masks </td></tr>
<tr id="row_18_2_2_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__UART__PARITY__Values.html" target="_self">Parity Settings</a></td><td class="desc">UART Parity Field Settings and Masks </td></tr>
<tr id="row_18_2_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__BAUD__register.html" target="_self">UART_BAUD</a></td><td class="desc">UART_BAUD register fields and masks </td></tr>
<tr id="row_18_2_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__TX__FIFO__CTRL__register.html" target="_self">UART_TX_FIFO_CTRL</a></td><td class="desc">UART_TX_FIFO_CTRL register fields and masks </td></tr>
<tr id="row_18_2_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__RX__FIFO__CTRL__register.html" target="_self">UART_RX_FIFO_CTRL</a></td><td class="desc">UART_RX_FIFO_CTRL register fields and masks </td></tr>
<tr id="row_18_2_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__MD__CTRL__register.html" target="_self">UART_MD_CTRL</a></td><td class="desc">UART_MD_CTRL register fields and masks </td></tr>
<tr id="row_18_2_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__INTFL__Register.html" target="_self">UART_INTFL</a></td><td class="desc">UART_INTFL register fields and masks </td></tr>
<tr id="row_18_2_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__INTEN__Register.html" target="_self">UART_INTEN</a></td><td class="desc">UART_INTEN register fields and masks </td></tr>
<tr id="row_18_2_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__UART__IDLE__Register.html" target="_self">UART_IDLE</a></td><td class="desc">UART_IDLE register fields and masks </td></tr>
<tr id="row_19_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_19_" class="arrow" onclick="toggleFolder('19_')">&#9660;</span><a class="el" href="group__wdttimers.html" target="_self">Watch Dog Timers</a></td><td class="desc">Watch Dog Timer High Level APIs </td></tr>
<tr id="row_19_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_19_0_" class="arrow" onclick="toggleFolder('19_0_')">&#9658;</span><a class="el" href="group__wdt0.html" target="_self">Watch Dog Timer 0/1</a></td><td class="desc">WDT0/WDT1 configuration and control API </td></tr>
<tr id="row_19_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_19_0_0_" class="arrow" onclick="toggleFolder('19_0_0_')">&#9658;</span><a class="el" href="group__wdt__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_19_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Watchdog Timer Register Offsets from the WDT[n] Base Peripheral Address, where n is between 0 and <a class="el" href="group__wdt__registers.html#ga516923c5ec28579f62916568c50e89e1" title="Define for the number of timers on the MAX3263X. ">MXC_CFG_WDT_INSTANCES</a> for the MAX3263X </td></tr>
<tr id="row_19_0_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_19_0_0_1_" class="arrow" onclick="toggleFolder('19_0_0_1_')">&#9658;</span><a class="el" href="group__WDT__CTRL__Register.html" target="_self">WDT_CTRL Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT_CTRL register </td></tr>
<tr id="row_19_0_0_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span id="arr_19_0_0_1_0_" class="arrow" onclick="toggleFolder('19_0_0_1_0_')">&#9658;</span><a class="el" href="group__WDT__CTRL__field__values.html" target="_self">WDT_CTRL Register Field and Shifted Field Values</a></td><td class="desc">Field values and Shifted Field values for the WDT_CTRL register </td></tr>
<tr id="row_19_0_0_1_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL__INT__PERIOD__Value.html" target="_self">Watchdog Timer Interrupt Period</a></td><td class="desc">Sets the duration of the watchdog interrupt period </td></tr>
<tr id="row_19_0_0_1_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL__INT__PERIOD__Shifted.html" target="_self">Watchdog Timer Interrupt Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT__CTRL__INT__PERIOD__Value.html">Watchdog Timer Interrupt Period</a> </td></tr>
<tr id="row_19_0_0_1_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL__RST__PERIOD__Value.html" target="_self">Watchdog Timer Reset Period</a></td><td class="desc">Sets the duration of the watchdog reset period </td></tr>
<tr id="row_19_0_0_1_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL__RST__PERIOD__Shifted.html" target="_self">Watchdog Timer Reset Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT__CTRL__RST__PERIOD__Value.html">Watchdog Timer Reset Period</a> </td></tr>
<tr id="row_19_0_0_1_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL__WAIT__PERIOD__Value.html" target="_self">Watchdog Timer Wait Period</a></td><td class="desc">Sets the duration of the watchdog wait window period </td></tr>
<tr id="row_19_0_0_1_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__CTRL__WAIT__PERIOD__Shifted.html" target="_self">Watchdog Timer Wait Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT__CTRL__WAIT__PERIOD__Value.html">Watchdog Timer Wait Period</a> </td></tr>
<tr id="row_19_0_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__FLAGS__Register.html" target="_self">WDT_FLAGS Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT_FLAGS register </td></tr>
<tr id="row_19_0_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__ENABLE__Register.html" target="_self">WDT_ENABLE Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT_ENABLE register </td></tr>
<tr id="row_19_0_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_19_0_0_4_" class="arrow" onclick="toggleFolder('19_0_0_4_')">&#9658;</span><a class="el" href="group__WDT__LOCK__CTRL__Register.html" target="_self">WDT_LOCK_CTRL Register</a></td><td class="desc">The WDT_LOCK_CTRL register controls read/write access to the <a class="el" href="group__WDT__CTRL__Register.html">WDT_CTRL Register</a> </td></tr>
<tr id="row_19_0_0_4_0_" class="even" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__WDT__LOCK__field__values.html" target="_self">Watchdog Timer WDT_LOCK field values</a></td><td class="desc">Lock/Unlock values for the watchdog timer <a class="el" href="group__WDT__CTRL__Register.html">WDT_CTRL Register</a> </td></tr>
<tr id="row_19_1_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_19_1_" class="arrow" onclick="toggleFolder('19_1_')">&#9658;</span><a class="el" href="group__wdt2.html" target="_self">Watch Dog Timer 2</a></td><td class="desc">WDT2 configuration and control API </td></tr>
<tr id="row_19_1_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_19_1_0_" class="arrow" onclick="toggleFolder('19_1_0_')">&#9658;</span><a class="el" href="group__wdt2__registers.html" target="_self">WDT2 Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_19_1_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Watchdog Timer 2 Register Offsets from the WDT2 Base Peripheral Address </td></tr>
<tr id="row_19_1_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_19_1_0_1_" class="arrow" onclick="toggleFolder('19_1_0_1_')">&#9658;</span><a class="el" href="group__WDT2__CTRL__Register.html" target="_self">WDT2_CTRL Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT2_CTRL register </td></tr>
<tr id="row_19_1_0_1_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span id="arr_19_1_0_1_0_" class="arrow" onclick="toggleFolder('19_1_0_1_0_')">&#9658;</span><a class="el" href="group__WDT2__CTRL__field__values.html" target="_self">WDT2_CTRL Register Field and Shifted Field Values</a></td><td class="desc">Field values and Shifted Field values for the WDT2_CTRL register </td></tr>
<tr id="row_19_1_0_1_0_0_" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html" target="_self">Watchdog Timer Interrupt Period</a></td><td class="desc">Sets the duration of the watchdog interrupt period </td></tr>
<tr id="row_19_1_0_1_0_1_" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Shifted.html" target="_self">Watchdog Timer Interrupt Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html">Watchdog Timer Interrupt Period</a> </td></tr>
<tr id="row_19_1_0_1_0_2_" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html" target="_self">Watchdog Timer Reset Period</a></td><td class="desc">Sets the duration of the watchdog reset period </td></tr>
<tr id="row_19_1_0_1_0_3_" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Shifted.html" target="_self">Watchdog Timer Reset Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html">Watchdog Timer Reset Period</a> </td></tr>
<tr id="row_19_1_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__FLAGS__Register.html" target="_self">WDT2_FLAGS Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT2_FLAGS register </td></tr>
<tr id="row_19_1_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__ENABLE__Register.html" target="_self">WDT2_ENABLE Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT2_ENABLE register </td></tr>
<tr id="row_19_1_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_19_1_0_4_" class="arrow" onclick="toggleFolder('19_1_0_4_')">&#9658;</span><a class="el" href="group__WDT2__LOCK__CTRL__Register.html" target="_self">WDT2_LOCK_CTRL Register</a></td><td class="desc">The WDT2_LOCK_CTRL register controls read/write access to the <a class="el" href="group__WDT2__CTRL__Register.html">WDT2_CTRL Register</a> </td></tr>
<tr id="row_19_1_0_4_0_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__LOCK__field__values.html" target="_self">Watchdog Timer WDT2_LOCK field values</a></td><td class="desc">Lock/Unlock values for the watchdog timer <a class="el" href="group__WDT2__CTRL__Register.html">WDT2_CTRL Register</a> </td></tr>
<tr id="row_19_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Watchdog Timer 2 Register Offsets from the WDT2 Base Peripheral Address </td></tr>
<tr id="row_19_1_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_19_1_2_" class="arrow" onclick="toggleFolder('19_1_2_')">&#9658;</span><a class="el" href="group__WDT2__CTRL__Register.html" target="_self">WDT2_CTRL Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT2_CTRL register </td></tr>
<tr id="row_19_1_2_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_19_1_2_0_" class="arrow" onclick="toggleFolder('19_1_2_0_')">&#9658;</span><a class="el" href="group__WDT2__CTRL__field__values.html" target="_self">WDT2_CTRL Register Field and Shifted Field Values</a></td><td class="desc">Field values and Shifted Field values for the WDT2_CTRL register </td></tr>
<tr id="row_19_1_2_0_0_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html" target="_self">Watchdog Timer Interrupt Period</a></td><td class="desc">Sets the duration of the watchdog interrupt period </td></tr>
<tr id="row_19_1_2_0_1_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Shifted.html" target="_self">Watchdog Timer Interrupt Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html">Watchdog Timer Interrupt Period</a> </td></tr>
<tr id="row_19_1_2_0_2_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html" target="_self">Watchdog Timer Reset Period</a></td><td class="desc">Sets the duration of the watchdog reset period </td></tr>
<tr id="row_19_1_2_0_3_" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Shifted.html" target="_self">Watchdog Timer Reset Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html">Watchdog Timer Reset Period</a> </td></tr>
<tr id="row_19_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__FLAGS__Register.html" target="_self">WDT2_FLAGS Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT2_FLAGS register </td></tr>
<tr id="row_19_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__ENABLE__Register.html" target="_self">WDT2_ENABLE Register</a></td><td class="desc">Field Positions and Bit Masks for the WDT2_ENABLE register </td></tr>
<tr id="row_19_1_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_19_1_5_" class="arrow" onclick="toggleFolder('19_1_5_')">&#9658;</span><a class="el" href="group__WDT2__LOCK__CTRL__Register.html" target="_self">WDT2_LOCK_CTRL Register</a></td><td class="desc">The WDT2_LOCK_CTRL register controls read/write access to the <a class="el" href="group__WDT2__CTRL__Register.html">WDT2_CTRL Register</a> </td></tr>
<tr id="row_19_1_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__LOCK__field__values.html" target="_self">Watchdog Timer WDT2_LOCK field values</a></td><td class="desc">Lock/Unlock values for the watchdog timer <a class="el" href="group__WDT2__CTRL__Register.html">WDT2_CTRL Register</a> </td></tr>
<tr id="row_19_1_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_19_1_6_" class="arrow" onclick="toggleFolder('19_1_6_')">&#9658;</span><a class="el" href="group__WDT2__CTRL__field__values.html" target="_self">WDT2_CTRL Register Field and Shifted Field Values</a></td><td class="desc">Field values and Shifted Field values for the WDT2_CTRL register </td></tr>
<tr id="row_19_1_6_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html" target="_self">Watchdog Timer Interrupt Period</a></td><td class="desc">Sets the duration of the watchdog interrupt period </td></tr>
<tr id="row_19_1_6_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Shifted.html" target="_self">Watchdog Timer Interrupt Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html">Watchdog Timer Interrupt Period</a> </td></tr>
<tr id="row_19_1_6_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html" target="_self">Watchdog Timer Reset Period</a></td><td class="desc">Sets the duration of the watchdog reset period </td></tr>
<tr id="row_19_1_6_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Shifted.html" target="_self">Watchdog Timer Reset Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html">Watchdog Timer Reset Period</a> </td></tr>
<tr id="row_19_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html" target="_self">Watchdog Timer Interrupt Period</a></td><td class="desc">Sets the duration of the watchdog interrupt period </td></tr>
<tr id="row_19_1_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__INT__PERIOD__Shifted.html" target="_self">Watchdog Timer Interrupt Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__INT__PERIOD__Value.html">Watchdog Timer Interrupt Period</a> </td></tr>
<tr id="row_19_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html" target="_self">Watchdog Timer Reset Period</a></td><td class="desc">Sets the duration of the watchdog reset period </td></tr>
<tr id="row_19_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__CTRL__RST__PERIOD__Shifted.html" target="_self">Watchdog Timer Reset Period Shifted Values</a></td><td class="desc">Shifted values for the <a class="el" href="group__WDT2__CTRL__RST__PERIOD__Value.html">Watchdog Timer Reset Period</a> </td></tr>
<tr id="row_19_1_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__WDT2__LOCK__field__values.html" target="_self">Watchdog Timer WDT2_LOCK field values</a></td><td class="desc">Lock/Unlock values for the watchdog timer <a class="el" href="group__WDT2__CTRL__Register.html">WDT2_CTRL Register</a> </td></tr>
<tr id="row_20_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_20_" class="arrow" onclick="toggleFolder('20_')">&#9660;</span><a class="el" href="group__syscfg.html" target="_self">System Configuration</a></td><td class="desc">Peripheral and System Configuration </td></tr>
<tr id="row_20_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_0_" class="arrow" onclick="toggleFolder('20_0_')">&#9658;</span><a class="el" href="group__product__name.html" target="_self">MAX3263X</a></td><td class="desc">MAX3263X device specific definitions for the core, peripherals, features, memory, and IRQs </td></tr>
<tr id="row_20_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__nvic__table.html" target="_self">Nested Interrupt Vector Table (NVIC)</a></td><td class="desc">Device specific interrupt request NVIC entries </td></tr>
<tr id="row_20_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__Cortex__M4.html" target="_self">Cortex-M Configuration</a></td><td class="desc"></td></tr>
<tr id="row_20_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_1_" class="arrow" onclick="toggleFolder('20_1_')">&#9658;</span><a class="el" href="group__clkman.html" target="_self">Clock Management</a></td><td class="desc">System and Peripheral Clock Management API </td></tr>
<tr id="row_20_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_20_1_0_" class="arrow" onclick="toggleFolder('20_1_0_')">&#9658;</span><a class="el" href="group__clkman__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions </td></tr>
<tr id="row_20_1_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__CLKMAN__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Clock Management Controller Register Offsets from the CLKMAN Base Peripheral Address </td></tr>
<tr id="row_20_1_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_20_1_0_1_" class="arrow" onclick="toggleFolder('20_1_0_1_')">&#9658;</span><a class="el" href="group__clkman__clk__config.html" target="_self">CLKMAN_CLK_CONFIG Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__crypto__stability__count.html" target="_self">CRYPTO_STABILITY_COUNT Value Settings and Shifted Value Settings</a></td><td class="desc">Crypto Clock Stability Count Setting Values and Shifted Values </td></tr>
<tr id="row_20_1_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_20_1_0_2_" class="arrow" onclick="toggleFolder('20_1_0_2_')">&#9658;</span><a class="el" href="group__clkman__clk__ctrl.html" target="_self">CLKMAN_CLK_CTRL Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_2_0_" class="even" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__sysclock__select.html" target="_self">System Clock Select Values</a></td><td class="desc">System Clock Selection Values and Shifted Values for selecting the system clock source </td></tr>
<tr id="row_20_1_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__int__flags.html" target="_self">CLKMAN_INTFL Register</a></td><td class="desc">Interrupt Flag Positions and Masks </td></tr>
<tr id="row_20_1_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__int__enable.html" target="_self">CLKMAN_INTEN Register</a></td><td class="desc">Interrupt Enable Positions and Masks </td></tr>
<tr id="row_20_1_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__trim__calc.html" target="_self">CLKMAN_TRIM_CALC Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__i2c__1ms.html" target="_self">CLKMAN_I2C_TIMER_CTRL Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__cm4.html" target="_self">CLKMAN_CM4 Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__sysclk__ctrl.html" target="_self">CLKMAN_SYS_CLK_CTRL Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__crypt__clk__ctrl.html" target="_self">CLKMAN_CRYPT_CLK_CTRL Register</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_1_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__clkman__clk__gate__ctrl.html" target="_self">CLKMAN_CLK_GATE_CTRL Register</a></td><td class="desc">Peripheral Clock Gating Field Positions and Masks </td></tr>
<tr id="row_20_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__lp__lib.html" target="_self">Low-Power Management</a></td><td class="desc">Power Mode Configuration and Management API </td></tr>
<tr id="row_20_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_3_" class="arrow" onclick="toggleFolder('20_3_')">&#9658;</span><a class="el" href="group__icc.html" target="_self">Instruction Cache Controller</a></td><td class="desc">Instruction Cache Controller (ICC) API </td></tr>
<tr id="row_20_3_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_20_3_0_" class="arrow" onclick="toggleFolder('20_3_0_')">&#9658;</span><a class="el" href="group__icc__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ICC </td></tr>
<tr id="row_20_3_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span id="arr_20_3_0_0_" class="arrow" onclick="toggleFolder('20_3_0_0_')">&#9658;</span><a class="el" href="group__maa__registers.html" target="_self">Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the MAA Peripheral Module </td></tr>
<tr id="row_20_3_0_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__MAA__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">MAA Register Offsets from the MAA Peripheral Module Base Address </td></tr>
<tr id="row_20_3_0_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span id="arr_20_3_0_0_1_" class="arrow" onclick="toggleFolder('20_3_0_0_1_')">&#9658;</span><a class="el" href="group__maa__ctrl.html" target="_self">MAA_CTRL</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_3_0_0_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:96px;display:inline-block;">&#160;</span><a class="el" href="group__maa__oppsel.html" target="_self">MAA_OPSEL</a></td><td class="desc">MAA Operation Select - Field Values and Shifted Field Values </td></tr>
<tr id="row_20_3_0_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:80px;display:inline-block;">&#160;</span><a class="el" href="group__maa__maws.html" target="_self">MAA_MAWS</a></td><td class="desc">Field Positions and Masks </td></tr>
<tr id="row_20_3_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__Register__Offsets.html" target="_self">Register Offsets</a></td><td class="desc">Instruction Cache Controller Register Offsets from the ICC Base Address </td></tr>
<tr id="row_20_3_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__ID__Register.html" target="_self">ICC_ID</a></td><td class="desc">Field Positions and Bit Masks for the ICC_ID register </td></tr>
<tr id="row_20_3_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__MEM__CFG__Register.html" target="_self">ICC_MEM_CFG</a></td><td class="desc">Field Positions and Bit Masks for the ICC_MEM_CFG register </td></tr>
<tr id="row_20_3_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group__ICC__CTRL__STAT__Register.html" target="_self">ICC_CTRL_STAT</a></td><td class="desc">Field Positions and Bit Masks for the ICC_CTRL_STAT register </td></tr>
<tr id="row_20_4_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__MXC__Error__Codes.html" target="_self">Error Codes</a></td><td class="desc">A list of common error codes used by the API </td></tr>
<tr id="row_20_5_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__lock__utilities.html" target="_self">Exclusive Access Locks</a></td><td class="desc">Lock functions to obtain and release a variable for exclusive access </td></tr>
<tr id="row_20_6_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__nvic.html" target="_self">NVIC Functions</a></td><td class="desc">Utility function for setting an IRQ handler dynamically </td></tr>
<tr id="row_20_7_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__assertions.html" target="_self">Assertion Checks for Debugging</a></td><td class="desc">Assertion checks for debugging </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
