[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8112385 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 01 min 57 sec)
Tendency balance: 0.224747.
Warmup finished CPU 0 instructions: 20000000 cycles: 16189147 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 51 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16189147 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16189149 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 03 min 51 sec)
Tendency balance: 0.237350.
Simulation finished CPU 0 instructions: 10000002 cycles: 6587706 cumulative IPC: 1.518 (Simulation time: 00 hr 05 min 36 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6587706 cumulative IPC: 1.518 (Simulation time: 00 hr 05 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.518 instructions: 10000002 cycles: 6587706
CPU 0 Branch Prediction Accuracy: 99.58% MPKI: 0.8256 Average ROB Occupancy at Mispredict: 27.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.8008
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10946 HIT:      10845 MISS:        101 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10946 HIT:      10845 MISS:        101 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 340.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     932047 HIT:     690621 MISS:     241426 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6131 HIT:       1368 MISS:       4763 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     462074 HIT:     225726 MISS:     236348 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     463739 HIT:     463527 MISS:        212 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        103 HIT:          0 MISS:        103 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 14.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2012330 HIT:    2011794 MISS:        536 MSHR_MERGE:         70
cpu0->cpu0_L1I LOAD         ACCESS:    2012330 HIT:    2011794 MISS:        536 MSHR_MERGE:         70
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 25.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4071653 HIT:     827249 MISS:    3244404 MSHR_MERGE:    2776561
cpu0->cpu0_L1D LOAD         ACCESS:      55466 HIT:      48286 MISS:       7180 MSHR_MERGE:       1515
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4016084 HIT:     778963 MISS:    3237121 MSHR_MERGE:    2775046
cpu0->cpu0_L1D TRANSLATION  ACCESS:        103 HIT:          0 MISS:        103 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2007269 HIT:    2007118 MISS:        151 MSHR_MERGE:         50
cpu0->cpu0_ITLB LOAD         ACCESS:    2007269 HIT:    2007118 MISS:        151 MSHR_MERGE:         50
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 9.267 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    3073449 HIT:    3046295 MISS:      27154 MSHR_MERGE:      16309
cpu0->cpu0_DTLB LOAD         ACCESS:    3073449 HIT:    3046295 MISS:      27154 MSHR_MERGE:      16309
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.134 cycles
cpu0->LLC TOTAL        ACCESS:     478166 HIT:     470972 MISS:       7194 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       4763 HIT:       3401 MISS:       1362 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     236348 HIT:     234777 MISS:       1571 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     236952 HIT:     232767 MISS:       4185 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        103 HIT:         27 MISS:         76 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:        302 USELESS:         34
cpu0->LLC AVERAGE MISS LATENCY: 72.39 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         52
  ROW_BUFFER_MISS:       2957
  AVG DBUS CONGESTED CYCLE: 23.73
Channel 0 WQ ROW_BUFFER_HIT:        183
  ROW_BUFFER_MISS:        273
  FULL:          0
Channel 0 REFRESHES ISSUED:        549
