Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:24:22 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 x7_mul/u0/qnan_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x7_mul/u0/qnan_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.095ns (65.068%)  route 0.051ns (34.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.083ns (routing 0.489ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.555ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y179        net (fo=4354, routed)        1.083     1.491    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.571    x7_mul/u0/qnan_r_b_reg/Q
    SLICE_X22Y180        net (fo=2, unset)            0.051     1.622    x7_mul/u0/qnan_r_b
    SLICE_X22Y180        LUT4 (Prop_LUT4_I2_O)        0.015     1.637    x7_mul/u0/qnan_i_1__9/O
    SLICE_X22Y180        net (fo=1, routed)           0.000     1.637    x7_mul/u0/qnan0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y180        net (fo=4354, routed)        1.287     1.949    x7_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.629    
    SLICE_X22Y180        FDRE (Hold_FDRE_C_D)         0.078     1.707    x7_mul/u0/qnan_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.137ns (routing 0.489ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X28Y165        net (fo=4354, routed)        1.137     1.545    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDSE (Prop_FDSE_C_Q)         0.080     1.625    a4_add/out_o1_reg[25]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.092     1.717    delay_a5/out_o1[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[26]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.138ns (routing 0.489ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X28Y165        net (fo=4354, routed)        1.138     1.546    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDSE (Prop_FDSE_C_Q)         0.081     1.627    a4_add/out_o1_reg[26]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.092     1.719    delay_a5/out_o1[24]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[26]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 a2_add/u1/fracta_eq_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a2_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.095ns (57.229%)  route 0.071ns (42.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.162ns (routing 0.489ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.555ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X33Y179        net (fo=4354, routed)        1.162     1.570    a2_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.650    a2_add/u1/fracta_eq_fractb_reg/Q
    SLICE_X33Y181        net (fo=1, unset)            0.071     1.721    a2_add/u1/fracta_eq_fractb
    SLICE_X33Y181        LUT6 (Prop_LUT6_I0_O)        0.015     1.736    a2_add/u1/nan_sign_i_1__1/O
    SLICE_X33Y181        net (fo=1, routed)           0.000     1.736    a2_add/u1/n_44_nan_sign_i_1__1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X33Y181        net (fo=4354, routed)        1.363     2.025    a2_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.705    
    SLICE_X33Y181        FDRE (Hold_FDRE_C_D)         0.075     1.780    a2_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[28]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.462%)  route 0.128ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.132ns (routing 0.489ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X28Y163        net (fo=4354, routed)        1.132     1.540    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y163        FDSE (Prop_FDSE_C_Q)         0.080     1.620    a4_add/out_o1_reg[28]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.128     1.748    delay_a5/out_o1[26]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[28]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[18]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.080ns (41.667%)  route 0.112ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.150ns (routing 0.489ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X30Y164        net (fo=4354, routed)        1.150     1.558    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDRE (Prop_FDRE_C_Q)         0.080     1.638    a4_add/out_o1_reg[18]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.112     1.750    delay_a5/out_o1[17]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[18]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.016ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.080ns (38.835%)  route 0.126ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.138ns (routing 0.489ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X28Y165        net (fo=4354, routed)        1.138     1.546    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDRE (Prop_FDRE_C_Q)         0.080     1.626    a4_add/out_o1_reg[12]/Q
    SLICE_X29Y164        net (fo=1, unset)            0.126     1.752    delay_a5/out_o1[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y164        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y164        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.143ns (routing 0.489ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X29Y166        net (fo=4354, routed)        1.143     1.551    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y166        FDRE (Prop_FDRE_C_Q)         0.080     1.631    a4_add/out_o1_reg[17]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.105     1.736    delay_a5/out_o1[16]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.401     1.588    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.747    delay_a5/d5_reg1_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.081ns (36.818%)  route 0.139ns (63.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.138ns (routing 0.489ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X28Y165        net (fo=4354, routed)        1.138     1.546    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y165        FDSE (Prop_FDSE_C_Q)         0.081     1.627    a4_add/out_o1_reg[24]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.139     1.766    delay_a5/out_o1[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 x7_mul/u0/infb_f_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x7_mul/u0/inf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.096ns (45.933%)  route 0.113ns (54.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.087ns (routing 0.489ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.555ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y178        net (fo=4354, routed)        1.087     1.495    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_FDRE_C_Q)         0.081     1.576    x7_mul/u0/infb_f_r_reg/Q
    SLICE_X22Y180        net (fo=3, unset)            0.113     1.689    x7_mul/u0/infb_f_r
    SLICE_X22Y180        LUT4 (Prop_LUT4_I2_O)        0.015     1.704    x7_mul/u0/inf_i_1__16/O
    SLICE_X22Y180        net (fo=1, routed)           0.000     1.704    x7_mul/u0/inf0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y180        net (fo=4354, routed)        1.287     1.949    x7_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.629    
    SLICE_X22Y180        FDRE (Hold_FDRE_C_D)         0.074     1.703    x7_mul/u0/inf_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 x7_mul/u0/infb_f_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x7_mul/u0/opb_inf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.096ns (45.283%)  route 0.116ns (54.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.087ns (routing 0.489ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.555ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y178        net (fo=4354, routed)        1.087     1.495    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_FDRE_C_Q)         0.081     1.576    x7_mul/u0/infb_f_r_reg/Q
    SLICE_X22Y180        net (fo=3, unset)            0.116     1.692    x7_mul/u0/infb_f_r
    SLICE_X22Y180        LUT2 (Prop_LUT2_I1_O)        0.015     1.707    x7_mul/u0/opb_inf_i_1__4/O
    SLICE_X22Y180        net (fo=1, routed)           0.000     1.707    x7_mul/u0/ind1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y180        net (fo=4354, routed)        1.287     1.949    x7_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.629    
    SLICE_X22Y180        FDRE (Hold_FDRE_C_D)         0.075     1.704    x7_mul/u0/opb_inf_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 x7_mul/u0/snan_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x7_mul/u0/snan_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.104ns (46.637%)  route 0.119ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.082ns (routing 0.489ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.555ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y177        net (fo=4354, routed)        1.082     1.490    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_FDRE_C_Q)         0.081     1.571    x7_mul/u0/snan_r_b_reg/Q
    SLICE_X22Y180        net (fo=2, unset)            0.119     1.690    x7_mul/u0/snan_r_b
    SLICE_X22Y180        LUT4 (Prop_LUT4_I2_O)        0.023     1.713    x7_mul/u0/snan_i_1__9/O
    SLICE_X22Y180        net (fo=1, routed)           0.000     1.713    x7_mul/u0/snan0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y180        net (fo=4354, routed)        1.287     1.949    x7_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.629    
    SLICE_X22Y180        FDRE (Hold_FDRE_C_D)         0.077     1.706    x7_mul/u0/snan_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.081ns (30.112%)  route 0.188ns (69.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.135ns (routing 0.489ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X27Y165        net (fo=4354, routed)        1.135     1.543    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y165        FDRE (Prop_FDRE_C_Q)         0.081     1.624    a4_add/out_o1_reg[31]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.188     1.812    delay_a5/I1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.193     1.802    delay_a5/d5_reg1_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[30]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.080ns (36.364%)  route 0.140ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.151ns (routing 0.489ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X30Y164        net (fo=4354, routed)        1.151     1.559    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDSE (Prop_FDSE_C_Q)         0.080     1.639    a4_add/out_o1_reg[30]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.140     1.779    delay_a5/out_o1[28]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[30]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 a2_add/opa_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a2_add/u1/signa_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.081ns (35.683%)  route 0.146ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.163ns (routing 0.489ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.555ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X32Y177        net (fo=4354, routed)        1.163     1.571    a2_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y177        FDRE (Prop_FDRE_C_Q)         0.081     1.652    a2_add/opa_r_reg[31]/Q
    SLICE_X32Y182        net (fo=4, unset)            0.146     1.798    a2_add/u1/opa_r[22]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X32Y182        net (fo=4354, routed)        1.370     2.032    a2_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.712    
    SLICE_X32Y182        FDRE (Hold_FDRE_C_D)         0.073     1.785    a2_add/u1/signa_r_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[29]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.150ns (routing 0.489ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X30Y163        net (fo=4354, routed)        1.150     1.558    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y163        FDSE (Prop_FDSE_C_Q)         0.080     1.638    a4_add/out_o1_reg[29]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.147     1.785    delay_a5/out_o1[27]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[29]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.081ns (34.914%)  route 0.151ns (65.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.146ns (routing 0.489ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X32Y162        net (fo=4354, routed)        1.146     1.554    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDRE (Prop_FDRE_C_Q)         0.081     1.635    a4_add/out_o1_reg[10]/Q
    SLICE_X29Y164        net (fo=1, unset)            0.151     1.786    delay_a5/out_o1[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y164        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y164        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.081ns (35.371%)  route 0.148ns (64.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.150ns (routing 0.489ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X31Y164        net (fo=4354, routed)        1.150     1.558    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y164        FDRE (Prop_FDRE_C_Q)         0.081     1.639    a4_add/out_o1_reg[0]/Q
    SLICE_X29Y164        net (fo=1, unset)            0.148     1.787    delay_a5/I3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y164        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y164        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 x7_mul/u0/infb_f_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/u0/inf_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.096ns (42.667%)  route 0.129ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.087ns (routing 0.489ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.555ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y178        net (fo=4354, routed)        1.087     1.495    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_FDRE_C_Q)         0.081     1.576    x7_mul/u0/infb_f_r_reg/Q
    SLICE_X22Y182        net (fo=3, unset)            0.129     1.705    x8_mul/u0/infb_f_r
    SLICE_X22Y182        LUT4 (Prop_LUT4_I2_O)        0.015     1.720    x8_mul/u0/inf_i_1__18/O
    SLICE_X22Y182        net (fo=1, routed)           0.000     1.720    x8_mul/u0/inf0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y182        net (fo=4354, routed)        1.285     1.947    x8_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.627    
    SLICE_X22Y182        FDRE (Hold_FDRE_C_D)         0.073     1.700    x8_mul/u0/inf_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 x9_mul/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a7_add/opb_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.081ns (48.795%)  route 0.085ns (51.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.122ns (routing 0.489ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.555ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X25Y165        net (fo=4354, routed)        1.122     1.530    x9_mul/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y165        FDRE (Prop_FDRE_C_Q)         0.081     1.611    x9_mul/out_reg[6]/Q
    SLICE_X26Y165        net (fo=1, unset)            0.085     1.696    a7_add/out[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X26Y165        net (fo=4354, routed)        1.317     1.979    a7_add/clock_IBUF_BUFG
                         clock pessimism             -0.381     1.598    
    SLICE_X26Y165        FDRE (Hold_FDRE_C_D)         0.075     1.673    a7_add/opb_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 x2_mul/out_o1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x2_mul/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.080ns (31.373%)  route 0.175ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.173ns (routing 0.489ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.555ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X38Y179        net (fo=4354, routed)        1.173     1.581    x2_mul/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.661    x2_mul/out_o1_reg[12]/Q
    SLICE_X36Y180        net (fo=1, unset)            0.175     1.836    x2_mul/out_o1[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X36Y180        net (fo=4354, routed)        1.396     2.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.738    
    SLICE_X36Y180        FDRE (Hold_FDRE_C_D)         0.074     1.812    x2_mul/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.081ns (34.322%)  route 0.155ns (65.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.149ns (routing 0.489ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X30Y163        net (fo=4354, routed)        1.149     1.557    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y163        FDRE (Prop_FDRE_C_Q)         0.081     1.638    a4_add/out_o1_reg[5]/Q
    SLICE_X29Y164        net (fo=1, unset)            0.155     1.793    delay_a5/out_o1[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y164        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y164        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[16]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.080ns (36.036%)  route 0.142ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      1.142ns (routing 0.489ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X29Y166        net (fo=4354, routed)        1.142     1.550    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y166        FDRE (Prop_FDRE_C_Q)         0.080     1.630    a4_add/out_o1_reg[16]/Q
    SLICE_X29Y165        net (fo=1, unset)            0.142     1.772    delay_a5/out_o1[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y165        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.401     1.588    
    SLICE_X29Y165        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.747    delay_a5/d5_reg1_reg[16]_srl2
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            delay_a5/d5_reg1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.081ns (34.322%)  route 0.155ns (65.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.150ns (routing 0.489ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.555ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X30Y163        net (fo=4354, routed)        1.150     1.558    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y163        FDRE (Prop_FDRE_C_Q)         0.081     1.639    a4_add/out_o1_reg[1]/Q
    SLICE_X29Y164        net (fo=1, unset)            0.155     1.794    delay_a5/out_o1[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X29Y164        net (fo=4354, routed)        1.328     1.990    delay_a5/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.609    
    SLICE_X29Y164        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.159     1.768    delay_a5/d5_reg1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 x7_mul/u0/snan_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/u0/snan_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.096ns (40.000%)  route 0.144ns (60.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.082ns (routing 0.489ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.555ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y177        net (fo=4354, routed)        1.082     1.490    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_FDRE_C_Q)         0.081     1.571    x7_mul/u0/snan_r_b_reg/Q
    SLICE_X22Y182        net (fo=2, unset)            0.144     1.715    x8_mul/u0/snan_r_b
    SLICE_X22Y182        LUT4 (Prop_LUT4_I2_O)        0.015     1.730    x8_mul/u0/snan_i_1__10/O
    SLICE_X22Y182        net (fo=1, routed)           0.000     1.730    x8_mul/u0/snan0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y182        net (fo=4354, routed)        1.287     1.949    x8_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.629    
    SLICE_X22Y182        FDRE (Hold_FDRE_C_D)         0.075     1.704    x8_mul/u0/snan_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 x1_mul/u0/snan_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x1_mul/u0/snan_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.096ns (54.857%)  route 0.079ns (45.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.169ns (routing 0.489ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.555ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X42Y132        net (fo=4354, routed)        1.169     1.577    x1_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_FDRE_C_Q)         0.081     1.658    x1_mul/u0/snan_r_b_reg/Q
    SLICE_X40Y132        net (fo=1, unset)            0.079     1.737    x2_mul/u0/snan_r_b_2
    SLICE_X40Y132        LUT4 (Prop_LUT4_I2_O)        0.015     1.752    x2_mul/u0/snan_i_1__0/O
    SLICE_X40Y132        net (fo=1, routed)           0.000     1.752    x1_mul/u0/snan0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X40Y132        net (fo=4354, routed)        1.367     2.029    x1_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.649    
    SLICE_X40Y132        FDRE (Hold_FDRE_C_D)         0.077     1.726    x1_mul/u0/snan_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 x10_mul/u0/fractb_00_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x10_mul/u0/opb_00_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.095ns (65.068%)  route 0.051ns (34.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      1.172ns (routing 0.489ns, distribution 0.683ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.555ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X39Y165        net (fo=4354, routed)        1.172     1.580    x10_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y165        FDRE (Prop_FDRE_C_Q)         0.080     1.660    x10_mul/u0/fractb_00_reg/Q
    SLICE_X39Y166        net (fo=1, unset)            0.051     1.711    x10_mul/u0/fractb_00
    SLICE_X39Y166        LUT2 (Prop_LUT2_I1_O)        0.015     1.726    x10_mul/u0/opb_00_i_1__9/O
    SLICE_X39Y166        net (fo=1, routed)           0.000     1.726    x10_mul/u0/opb_000
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X39Y166        net (fo=4354, routed)        1.366     2.028    x10_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.403     1.625    
    SLICE_X39Y166        FDRE (Hold_FDRE_C_D)         0.075     1.700    x10_mul/u0/opb_00_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 x7_mul/u0/qnan_r_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/u0/qnan_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.095ns (39.583%)  route 0.145ns (60.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      1.083ns (routing 0.489ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.555ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X22Y179        net (fo=4354, routed)        1.083     1.491    x7_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.571    x7_mul/u0/qnan_r_b_reg/Q
    SLICE_X22Y182        net (fo=2, unset)            0.145     1.716    x8_mul/u0/qnan_r_b
    SLICE_X22Y182        LUT4 (Prop_LUT4_I2_O)        0.015     1.731    x8_mul/u0/qnan_i_1__10/O
    SLICE_X22Y182        net (fo=1, routed)           0.000     1.731    x8_mul/u0/qnan0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X22Y182        net (fo=4354, routed)        1.285     1.947    x8_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.320     1.627    
    SLICE_X22Y182        FDRE (Hold_FDRE_C_D)         0.077     1.704    x8_mul/u0/qnan_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 x10_mul/u0/expa_00_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x10_mul/u0/opa_00_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.173ns (routing 0.489ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.555ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X39Y165        net (fo=4354, routed)        1.173     1.581    x10_mul/u0/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y165        FDRE (Prop_FDRE_C_Q)         0.081     1.662    x10_mul/u0/expa_00_reg/Q
    SLICE_X40Y165        net (fo=1, unset)            0.067     1.729    x10_mul/u0/expa_00
    SLICE_X40Y165        LUT2 (Prop_LUT2_I0_O)        0.015     1.744    x10_mul/u0/opa_00_i_1__9/O
    SLICE_X40Y165        net (fo=1, routed)           0.000     1.744    x10_mul/u0/opa_000
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X40Y165        net (fo=4354, routed)        1.359     2.021    x10_mul/u0/clock_IBUF_BUFG
                         clock pessimism             -0.380     1.641    
    SLICE_X40Y165        FDRE (Hold_FDRE_C_D)         0.074     1.715    x10_mul/u0/opa_00_reg
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 a5_add/u1/signb_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a5_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.095ns (42.411%)  route 0.129ns (57.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.072ns (routing 0.489ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.555ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.218    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.245    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.115     0.360    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.408    clock_IBUF_BUFG_inst/O
    SLICE_X23Y146        net (fo=4354, routed)        1.072     1.480    a5_add/u1/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_FDRE_C_Q)         0.080     1.560    a5_add/u1/signb_r_reg/Q
    SLICE_X24Y146        net (fo=2, unset)            0.129     1.689    a5_add/u1/signb_r
    SLICE_X24Y146        LUT6 (Prop_LUT6_I4_O)        0.015     1.704    a5_add/u1/nan_sign_i_1__4/O
    SLICE_X24Y146        net (fo=1, routed)           0.000     1.704    a5_add/u1/n_44_nan_sign_i_1__4
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000    
    G9                                                0.000     0.000    clock
    G9                   net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436    clock_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.436    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.469    clock_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.134     0.603    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.662    clock_IBUF_BUFG_inst/O
    SLICE_X24Y146        net (fo=4354, routed)        1.300     1.962    a5_add/u1/clock_IBUF_BUFG
                         clock pessimism             -0.362     1.600    
    SLICE_X24Y146        FDRE (Hold_FDRE_C_D)         0.074     1.674    a5_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.030    




