m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/FPGADesign/FInal1/quartus/simulation/modelsim
valtera_avalon_sc_fifo
!s110 1607702116
!i10b 1
!s100 o<4[h9[aF_<eG3j;6n1=<2
!s11b Dg1SIo80bB@j0V0VzS_@n1
IZf6S3bEQY>hzVZ>^i`Z]42
VDg1SIo80bB@j0V0VzS_@n1
R0
w1607549948
8F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v
FF:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v
!i122 1
L0 21 895
OV;L;2020.1;71
r1
!s85 0
31
!s108 1607702116.000000
!s107 F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|F:/FPGADesign/FInal1/quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v|-work|fifo|
!i113 1
o-work fifo
tCvgOpt 0
