# vsim -gui "+altera" -l msim_transcript -do "JSInth_run_msim_rtl_vhdl.do" 
# Start time: 12:57:41 on May 10,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sampleadder16_tb(rtl)
# Loading work.sampleadder16(rtl)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:44 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 12:57:44 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:45 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 12:57:45 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:45 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WM8731_CONTROLLER
# -- Compiling architecture rtl of WM8731_CONTROLLER
# End time: 12:57:46 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:46 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 12:57:46 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:46 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 12:57:47 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:47 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 12:57:47 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:47 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 12:57:48 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:48 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/sampleadder16_tb/_primary.dbs (3:3 1:1 380 0 0 495 0x0:0x554f9c09)
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/sampleadder16_tb/rtl.dbs (3:3 1:1 382 0 0 1773 0x0:0x554f9c09)
# End time: 12:57:48 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:48 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 12:57:49 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:57:49 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 12:57:49 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
add wave -r sim:/sampleadder16_tb/DUT/*
run
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ps  Iteration: 0  Instance: /sampleadder16_tb/DUT
run
run
run
run
run
quit -sim
# Compile of SampleAdder16.vhd was successful.
# Load canceled
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sampleadder16_tb
# vsim 
# Start time: 13:02:43 on May 10,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sampleadder16_tb(rtl)
# Loading work.sampleadder16(rtl)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:44 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 13:02:44 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:45 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 13:02:45 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:45 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WM8731_CONTROLLER
# -- Compiling architecture rtl of WM8731_CONTROLLER
# End time: 13:02:45 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:45 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 13:02:46 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:46 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 13:02:46 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:46 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 13:02:47 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:47 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 13:02:48 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:48 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# End time: 13:02:48 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:48 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 13:02:49 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:02:49 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 13:02:49 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
add wave -r sim:/sampleadder16_tb/DUT/*
run
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ps  Iteration: 0  Instance: /sampleadder16_tb/DUT
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# doVOpenFlatFile(): INTERNAL ERROR: page load failed for file C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/sampleadder16/rtl.dbs (4:4 1:1 410 0 0 2191 0x0:0x554f9d36)
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd failed with 2 errors.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 1 failed with 2 errors.
# Compile of SampleAdder16.vhd failed with 1 errors.
# Compile of SampleAdder16.vhd was successful.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd failed with 2 errors.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd failed with 22 errors.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 2 failed with 24 errors.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd failed with 22 errors.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 1 failed with 22 errors.
# Compile of SampleAdder16.vhd was successful.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd failed with 2 errors.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 1 failed with 2 errors.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd failed with 1 errors.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd failed with 2 errors.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 2 failed with 3 errors.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd failed with 2 errors.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 1 failed with 2 errors.
# Compile of SampleAdder16.vhd was successful.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sampleadder16_tb
# vsim 
# Start time: 13:21:17 on May 10,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sampleadder16_tb(rtl)
# Loading work.sampleadder16(rtl)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib1_4.qpg".
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib1_4.qtl".
# Error 133: Unable to remove directory "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:19 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 13:21:19 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:19 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 13:21:19 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:19 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WM8731_CONTROLLER
# -- Compiling architecture rtl of WM8731_CONTROLLER
# End time: 13:21:19 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:20 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 13:21:20 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:20 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 13:21:21 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
add wave -r sim:/sampleadder16_tb/DUT/*
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:23 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 13:21:23 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:23 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 13:21:24 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:24 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# End time: 13:21:24 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:24 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 13:21:25 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 13:21:25 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 13:21:26 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
run
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ps  Iteration: 0  Instance: /sampleadder16_tb/DUT
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# Load canceled
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# Compile of audioROM.vhd failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of de2_i2c_av_config.v was successful.
# Compile of de2_i2c_controller.v was successful.
# Compile of WM8731_Controller.vhd was successful.
# Compile of colorROM.vhd was successful.
# Compile of pixelGenerator.vhd was successful.
# Compile of vga_sync.vhd was successful.
# Compile of VGA_top_level.vhd was successful.
# Compile of FSM_octave.vhd was successful.
# Compile of FSM_volume.vhd was successful.
# Compile of SampleAdder16.vhd was successful.
# Compile of JSInth.vhd was successful.
# Compile of SampleAdder16_tb.vhd was successful.
# Compile of JSInth_tb.vhd was successful.
# Compile of audioROM.vhd was successful.
# 14 compiles, 0 failed with no errors.
vsim +altera -do JSInth_run_msim_rtl_vhdl.do -l msim_transcript -gui work.sampleadder16_tb
# vsim 
# Start time: 15:05:23 on May 10,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sampleadder16_tb(rtl)
# Loading work.sampleadder16(rtl)
# do JSInth_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# 
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying C:/Users/Sebastian/Documents/GitHub/JSInth/simulation/modelsim/JSInth.mpf
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:25 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_controller.v 
# -- Compiling module de2_i2c_controller
# 
# Top level modules:
# 	de2_i2c_controller
# End time: 15:05:25 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Sebastian/Documents/GitHub/JSInth {C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:25 on May 10,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Sebastian/Documents/GitHub/JSInth" C:/Users/Sebastian/Documents/GitHub/JSInth/de2_i2c_av_config.v 
# -- Compiling module de2_i2c_av_config
# 
# Top level modules:
# 	de2_i2c_av_config
# End time: 15:05:25 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:25 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/WM8731_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WM8731_CONTROLLER
# -- Compiling architecture rtl of WM8731_CONTROLLER
# End time: 15:05:25 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:25 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/VGA_top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_top_level
# -- Compiling architecture structural of VGA_top_level
# End time: 15:05:26 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:26 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/vga_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_SYNC
# -- Compiling architecture behavioral of VGA_SYNC
# End time: 15:05:27 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:27 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/pixelGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pixelGenerator
# -- Compiling architecture behavioral of pixelGenerator
# End time: 15:05:27 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:27 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/colorROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity colorROM
# -- Compiling architecture SYN of colorrom
# End time: 15:05:28 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:28 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/JSInth.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JSInth
# -- Compiling architecture main of JSInth
# End time: 15:05:28 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:28 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_volume.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_volume
# -- Compiling architecture states of FSM_volume
# End time: 15:05:29 on May 10,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 15:05:29 on May 10,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Sebastian/Documents/GitHub/JSInth/FSM_octave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity FSM_octave
# -- Compiling architecture states of FSM_octave
# End time: 15:05:29 on May 10,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
add wave -position insertpoint sim:/sampleadder16_tb/DUT/*
run
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ps  Iteration: 0  Instance: /sampleadder16_tb/DUT
run
run
run
run
run
quit -sim
