#-----------------------------------------------------------
# PlanAhead v14.2
# Build 194362 by xbuild on Fri Jul 20 18:52:36 MDT 2012
# Start of session at: Mon Oct 22 19:18:50 2012
# Process ID: 4048
# Log file: Z:/Documents/Source/github/ledplay/planAhead_run_2/planAhead.log
# Journal file: Z:/Documents/Source/github/ledplay/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/Documents/Source/github/ledplay/pa.fromNetlist.tcl
# create_project -name ledplay -dir "Z:/Documents/Source/github/ledplay/planAhead_run_2" -part xc3s500evq100-4
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
create_project: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 229.793 ; gain = 0.000
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/Documents/Source/github/ledplay/ledplay.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/Documents/Source/github/ledplay} }
# set_property target_constrs_file "pins.ucf" [current_fileset -constrset]
Adding file 'Z:/Documents/Source/github/ledplay/pins.ucf' to fileset 'constrs_1'
# add_files [list {pins.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500evq100-4
Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ledplay.ngc ...
WARNING:NetListWriters:298 - No output is written to ledplay.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ledplay.edif ...
ngc2edif: Total memory usage is 59412 kilobytes

Parsing EDIF File [./planAhead_run_2/ledplay.data/cache/ledplay_ngc_6c7b0c3f.edif]
Finished Parsing EDIF File [./planAhead_run_2/ledplay.data/cache/ledplay_ngc_6c7b0c3f.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/vq100/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/vq100/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [Z:/Documents/Source/github/ledplay/pins.ucf]
INFO: [Designutils 20-22] PART constraint ignored, using PlanAhead selected device [Z:/Documents/Source/github/ledplay/pins.ucf:30]
Finished Parsing UCF File [Z:/Documents/Source/github/ledplay/pins.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3fe551d2
link_design: Time (s): elapsed = 00:00:33 . Memory (MB): peak = 276.395 ; gain = 46.602
startgroup
endgroup
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
