Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: Tic_Tac_Toe_XO_Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Tic_Tac_Toe_XO_Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Tic_Tac_Toe_XO_Main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Tic_Tac_Toe_XO_Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\SwitchDebounce.vhd" into library work
Parsing entity <SwitchDebounce>.
Parsing architecture <Behavioral> of entity <switchdebounce>.
Parsing VHDL file "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\ClockDividerTo500ms.vhd" into library work
Parsing entity <ClockDividerTo500ms>.
Parsing architecture <Behavioral> of entity <clockdividerto500ms>.
Parsing VHDL file "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\checkWin.vhd" into library work
Parsing entity <checkWin>.
Parsing architecture <Behavioral> of entity <checkwin>.
Parsing VHDL file "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\CheckKeypad.vhd" into library work
Parsing entity <CheckKeypad>.
Parsing architecture <Behavioral> of entity <checkkeypad>.
Parsing VHDL file "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\Tic_Tac_Toe_XO_Main.vhd" into library work
Parsing entity <Tic_Tac_Toe_XO_Main>.
Parsing architecture <Behavioral> of entity <tic_tac_toe_xo_main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Tic_Tac_Toe_XO_Main> (architecture <Behavioral>) from library <work>.

Elaborating entity <SwitchDebounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockDividerTo500ms> (architecture <Behavioral>) from library <work>.

Elaborating entity <checkWin> (architecture <Behavioral>) from library <work>.

Elaborating entity <CheckKeypad> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\Tic_Tac_Toe_XO_Main.vhd" Line 519. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Tic_Tac_Toe_XO_Main>.
    Related source file is "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\Tic_Tac_Toe_XO_Main.vhd".
    Found 4-bit register for signal <State>.
    Found 1-bit register for signal <sXStatusEn>.
    Found 3-bit register for signal <sLed00>.
    Found 3-bit register for signal <sLed01>.
    Found 3-bit register for signal <sLed02>.
    Found 3-bit register for signal <sLed03>.
    Found 3-bit register for signal <sLed10>.
    Found 3-bit register for signal <sLed11>.
    Found 3-bit register for signal <sLed12>.
    Found 3-bit register for signal <sLed13>.
    Found 3-bit register for signal <sLed20>.
    Found 3-bit register for signal <sLed21>.
    Found 3-bit register for signal <sLed22>.
    Found 3-bit register for signal <sLed23>.
    Found 3-bit register for signal <sLed30>.
    Found 3-bit register for signal <sLed31>.
    Found 3-bit register for signal <sLed32>.
    Found 3-bit register for signal <sLed33>.
    Found 3-bit register for signal <sLedX>.
    Found 3-bit register for signal <sLedO>.
    Found 5-bit register for signal <sRoundCount>.
    Found 1-bit register for signal <sKeypadEn>.
    Found 1-bit register for signal <sOStatusEn>.
    Found 1-bit register for signal <sDrawStatusEn>.
    Found 4-bit register for signal <sKeypad>.
    Found 1-bit register for signal <sLedBlueOnEn>.
    Found 1-bit register for signal <sVerifyKeypadEn>.
    Found 4-bit register for signal <sVerifyKeypad>.
    Found 1-bit register for signal <sCompareKeyEn>.
    Found 1-bit register for signal <sLEDSuccessEn>.
    Found 1-bit register for signal <sLedBlueOffEn>.
    Found 1-bit register for signal <sNewKeyEn>.
    Found 1-bit register for signal <sRoundCountEn>.
    Found 1-bit register for signal <sWinBlueEn>.
    Found 1-bit register for signal <sBuzzerWin>.
    Found 16-bit register for signal <sCounterScanLED>.
    Found 1-bit register for signal <clk1000Hz>.
    Found 5-bit register for signal <sCounterMUX>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 104                                            |
    | Inputs             | 40                                             |
    | Outputs            | 20                                             |
    | Clock              | clk20MHz (rising_edge)                         |
    | Reset              | sResetBtn (positive)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <sRoundCount[4]_GND_5_o_add_654_OUT> created at line 394.
    Found 16-bit adder for signal <sCounterScanLED[15]_GND_5_o_add_972_OUT> created at line 536.
    Found 5-bit adder for signal <sCounterMUX[4]_GND_5_o_add_977_OUT> created at line 563.
    Found 32x18-bit Read Only RAM for signal <gndLed>
    Found 1-bit 16-to-1 multiplexer for signal <sVerifyKeypadEn_sVerifyKeypadEn_MUX_179_o> created at line 272.
    Found 1-bit 16-to-1 multiplexer for signal <sLedBlueOnEn_sLedBlueOnEn_MUX_195_o> created at line 272.
    Found 1-bit 16-to-1 multiplexer for signal <sKeypadEn_PWR_5_o_MUX_211_o> created at line 272.
    Found 3-bit 21-to-1 multiplexer for signal <rgbLed> created at line 13.
    Found 4-bit comparator equal for signal <sVerifyKeypad[3]_sKeypad[3]_equal_296_o> created at line 310
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed00> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed01> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed02> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed03> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed10> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed11> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed12> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed13> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed20> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed21> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed22> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed23> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed30> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed31> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed32> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <sLed33> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 124 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Tic_Tac_Toe_XO_Main> synthesized.

Synthesizing Unit <SwitchDebounce>.
    Related source file is "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\SwitchDebounce.vhd".
    Found 8-bit register for signal <sCounter>.
    Found 8-bit adder for signal <sCounter[7]_GND_6_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <SwitchDebounce> synthesized.

Synthesizing Unit <ClockDividerTo500ms>.
    Related source file is "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\ClockDividerTo500ms.vhd".
    Found 1-bit register for signal <sOutput>.
    Found 24-bit register for signal <sCount>.
    Found 24-bit adder for signal <sCount[23]_GND_7_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <ClockDividerTo500ms> synthesized.

Synthesizing Unit <checkWin>.
    Related source file is "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\checkWin.vhd".
    Summary:
	inferred  13 Multiplexer(s).
Unit <checkWin> synthesized.

Synthesizing Unit <CheckKeypad>.
    Related source file is "D:\Lab Advanced Digital\TIC_TAC_TOE_XO_ASSIGNMENT\VHDL\CheckKeypad.vhd".
    Found 1-bit register for signal <sCLK250Hz>.
    Found 2-bit register for signal <State>.
    Found 20-bit register for signal <sCountDivider>.
    Found finite state machine <FSM_17> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | sCLK250Hz (rising_edge)                        |
    | Power Up State     | checkrow1                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <sCountDivider[19]_GND_9_o_add_1_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CheckKeypad> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x18-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 5-bit adder                                           : 2
 8-bit adder                                           : 4
# Registers                                            : 45
 1-bit register                                        : 16
 16-bit register                                       : 1
 20-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 18
 4-bit register                                        : 2
 5-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 149
 1-bit 16-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 67
 3-bit 2-to-1 multiplexer                              : 64
 3-bit 21-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CheckKeypad>.
The following registers are absorbed into counter <sCountDivider>: 1 register on signal <sCountDivider>.
Unit <CheckKeypad> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDividerTo500ms>.
The following registers are absorbed into counter <sCount>: 1 register on signal <sCount>.
Unit <ClockDividerTo500ms> synthesized (advanced).

Synthesizing (advanced) Unit <SwitchDebounce>.
The following registers are absorbed into counter <sCounter>: 1 register on signal <sCounter>.
Unit <SwitchDebounce> synthesized (advanced).

Synthesizing (advanced) Unit <Tic_Tac_Toe_XO_Main>.
The following registers are absorbed into counter <sCounterScanLED>: 1 register on signal <sCounterScanLED>.
The following registers are absorbed into counter <sRoundCount>: 1 register on signal <sRoundCount>.
The following registers are absorbed into counter <sCounterMUX>: 1 register on signal <sCounterMUX>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_gndLed> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 18-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sCounterMUX>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <gndLed>        |          |
    -----------------------------------------------------------------------
Unit <Tic_Tac_Toe_XO_Main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x18-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 9
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 5-bit up counter                                      : 2
 8-bit up counter                                      : 4
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 150
 1-bit 16-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 67
 1-bit 21-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 64
 4-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <State[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 stidle      | 0000
 stxstatus   | 0001
 stostatus   | 0010
 stplay      | 0011
 stblueon    | 0100
 stverifykey | 0101
 stcompare   | 0110
 stsuccess   | 0111
 stnewkey    | 1000
 stblueoff   | 1001
 stroundup   | 1010
 stcheck     | 1011
 stxwin      | 1100
 stowin      | 1101
 stwin       | 1110
 stdraw      | 1111
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Check_Keypad/FSM_17> on signal <State[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 checkrow1 | 00
 checkrow2 | 01
 checkrow3 | 10
 checkrow4 | 11
-----------------------
INFO:Xst:2261 - The FF/Latch <sLedX_1> in Unit <Tic_Tac_Toe_XO_Main> is equivalent to the following FF/Latch, which will be removed : <sLedO_2> 
INFO:Xst:2261 - The FF/Latch <sLedX_2> in Unit <Tic_Tac_Toe_XO_Main> is equivalent to the following FF/Latch, which will be removed : <sLedO_1> 

Optimizing unit <Tic_Tac_Toe_XO_Main> ...

Optimizing unit <CheckKeypad> ...

Optimizing unit <checkWin> ...
WARNING:Xst:1710 - FF/Latch <sCounterScanLED_14> (without init value) has a constant value of 0 in block <Tic_Tac_Toe_XO_Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sCounterScanLED_15> (without init value) has a constant value of 0 in block <Tic_Tac_Toe_XO_Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ClockDevider500ms/sCount_23> (without init value) has a constant value of 0 in block <Tic_Tac_Toe_XO_Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sCounterScanLED_0> in Unit <Tic_Tac_Toe_XO_Main> is equivalent to the following 2 FFs/Latches, which will be removed : <ClockDevider500ms/sCount_0> <Check_Keypad/sCountDivider_0> 
INFO:Xst:2261 - The FF/Latch <sCounterScanLED_1> in Unit <Tic_Tac_Toe_XO_Main> is equivalent to the following 2 FFs/Latches, which will be removed : <ClockDevider500ms/sCount_1> <Check_Keypad/sCountDivider_1> 
INFO:Xst:2261 - The FF/Latch <sCounterScanLED_2> in Unit <Tic_Tac_Toe_XO_Main> is equivalent to the following 2 FFs/Latches, which will be removed : <ClockDevider500ms/sCount_2> <Check_Keypad/sCountDivider_2> 
INFO:Xst:2261 - The FF/Latch <sCounterScanLED_3> in Unit <Tic_Tac_Toe_XO_Main> is equivalent to the following 2 FFs/Latches, which will be removed : <ClockDevider500ms/sCount_3> <Check_Keypad/sCountDivider_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Tic_Tac_Toe_XO_Main, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 173
 Flip-Flops                                            : 173

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Tic_Tac_Toe_XO_Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 649
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 82
#      LUT2                        : 15
#      LUT3                        : 55
#      LUT4                        : 37
#      LUT5                        : 100
#      LUT6                        : 159
#      MUXCY                       : 82
#      MUXF7                       : 18
#      MUXF8                       : 3
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 173
#      FD                          : 14
#      FDC                         : 4
#      FDE                         : 66
#      FDR                         : 57
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 8
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             173  out of  11440     1%  
 Number of Slice LUTs:                  463  out of   5720     8%  
    Number used as Logic:               463  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    494
   Number with an unused Flip Flop:     321  out of    494    64%  
   Number with an unused LUT:            31  out of    494     6%  
   Number of fully used LUT-FF pairs:   142  out of    494    28%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    102    34%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)             | Load  |
---------------------------------------------------------+-----------------------------------+-------+
clk20MHz                                                 | BUFGP                             | 163   |
sPulse(sPulse<15>3:O)                                    | NONE(*)(clk1000Hz)                | 1     |
ClockDevider500ms/sPulse(ClockDevider500ms/sPulse<23>5:O)| NONE(*)(ClockDevider500ms/sOutput)| 1     |
clk1000Hz                                                | NONE(sCounterMUX_0)               | 5     |
Check_Keypad/sCLK250Hz                                   | NONE(Check_Keypad/State_FSM_FFd1) | 2     |
Check_Keypad/sPulse(Check_Keypad/sPulse<19>4:O)          | NONE(*)(Check_Keypad/sCLK250Hz)   | 1     |
---------------------------------------------------------+-----------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.021ns (Maximum Frequency: 142.433MHz)
   Minimum input arrival time before clock: 5.758ns
   Maximum output required time after clock: 6.702ns
   Maximum combinational path delay: 5.624ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk20MHz'
  Clock period: 7.021ns (frequency: 142.433MHz)
  Total number of paths / destination ports: 31189 / 305
-------------------------------------------------------------------------
Delay:               7.021ns (Levels of Logic = 6)
  Source:            sLed12_2 (FF)
  Destination:       sLed10_0 (FF)
  Source Clock:      clk20MHz rising
  Destination Clock: clk20MHz rising

  Data Path: sLed12_2 to sLed10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   1.002  sLed12_2 (sLed12_2)
     LUT3:I0->O            2   0.205   0.617  check_Win/isWin221 (check_Win/isWin22)
     LUT6:I5->O            4   0.205   1.028  check_Win/winCase101 (check_Win/winCase10)
     LUT6:I1->O            1   0.203   0.580  check_Win/Mmux_winType12 (check_Win/Mmux_winType11)
     LUT6:I5->O           17   0.205   1.275  check_Win/Mmux_winType13 (sWinType<0>)
     LUT6:I2->O            6   0.203   0.745  _n4515_inv11 (_n4515_inv1)
     LUT6:I5->O            1   0.205   0.000  sLed10_0_rstpot (sLed10_0_rstpot)
     FD:D                      0.102          sLed10_0
    ----------------------------------------
    Total                      7.021ns (1.775ns logic, 5.246ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sPulse'
  Clock period: 1.621ns (frequency: 616.998MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.621ns (Levels of Logic = 0)
  Source:            clk1000Hz (FF)
  Destination:       clk1000Hz (FF)
  Source Clock:      sPulse rising
  Destination Clock: sPulse rising

  Data Path: clk1000Hz to clk1000Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.744  clk1000Hz (clk1000Hz)
     FDR:R                     0.430          clk1000Hz
    ----------------------------------------
    Total                      1.621ns (0.877ns logic, 0.744ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClockDevider500ms/sPulse'
  Clock period: 1.527ns (frequency: 654.772MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.527ns (Levels of Logic = 0)
  Source:            ClockDevider500ms/sOutput (FF)
  Destination:       ClockDevider500ms/sOutput (FF)
  Source Clock:      ClockDevider500ms/sPulse rising
  Destination Clock: ClockDevider500ms/sPulse rising

  Data Path: ClockDevider500ms/sOutput to ClockDevider500ms/sOutput
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  ClockDevider500ms/sOutput (ClockDevider500ms/sOutput)
     FDR:R                     0.430          ClockDevider500ms/sOutput
    ----------------------------------------
    Total                      1.527ns (0.877ns logic, 0.650ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1000Hz'
  Clock period: 3.530ns (frequency: 283.313MHz)
  Total number of paths / destination ports: 40 / 10
-------------------------------------------------------------------------
Delay:               3.530ns (Levels of Logic = 1)
  Source:            sCounterMUX_0 (FF)
  Destination:       sCounterMUX_0 (FF)
  Source Clock:      clk1000Hz rising
  Destination Clock: clk1000Hz rising

  Data Path: sCounterMUX_0 to sCounterMUX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             39   0.447   1.736  sCounterMUX_0 (sCounterMUX_0)
     LUT5:I0->O            5   0.203   0.714  sCounterMUX[4]_PWR_5_o_equal_977_o<4>1 (sCounterMUX[4]_PWR_5_o_equal_977_o)
     FDR:R                     0.430          sCounterMUX_0
    ----------------------------------------
    Total                      3.530ns (1.080ns logic, 2.450ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Check_Keypad/sCLK250Hz'
  Clock period: 1.870ns (frequency: 534.859MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.870ns (Levels of Logic = 1)
  Source:            Check_Keypad/State_FSM_FFd2 (FF)
  Destination:       Check_Keypad/State_FSM_FFd2 (FF)
  Source Clock:      Check_Keypad/sCLK250Hz rising
  Destination Clock: Check_Keypad/sCLK250Hz rising

  Data Path: Check_Keypad/State_FSM_FFd2 to Check_Keypad/State_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  Check_Keypad/State_FSM_FFd2 (Check_Keypad/State_FSM_FFd2)
     LUT5:I0->O            1   0.203   0.000  Check_Keypad/State_FSM_FFd2-In1 (Check_Keypad/State_FSM_FFd2-In)
     FD:D                      0.102          Check_Keypad/State_FSM_FFd2
    ----------------------------------------
    Total                      1.870ns (0.752ns logic, 1.118ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Check_Keypad/sPulse'
  Clock period: 1.527ns (frequency: 654.772MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.527ns (Levels of Logic = 0)
  Source:            Check_Keypad/sCLK250Hz (FF)
  Destination:       Check_Keypad/sCLK250Hz (FF)
  Source Clock:      Check_Keypad/sPulse rising
  Destination Clock: Check_Keypad/sPulse rising

  Data Path: Check_Keypad/sCLK250Hz to Check_Keypad/sCLK250Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  Check_Keypad/sCLK250Hz (Check_Keypad/sCLK250Hz)
     FDR:R                     0.430          Check_Keypad/sCLK250Hz
    ----------------------------------------
    Total                      1.527ns (0.877ns logic, 0.650ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk20MHz'
  Total number of paths / destination ports: 132 / 53
-------------------------------------------------------------------------
Offset:              5.758ns (Levels of Logic = 5)
  Source:            columnKeypad<2> (PAD)
  Destination:       sKeypad_0 (FF)
  Destination Clock: clk20MHz rising

  Data Path: columnKeypad<2> to sKeypad_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.050  columnKeypad_2_IBUF (columnKeypad_2_IBUF)
     LUT4:I0->O            6   0.203   1.089  Check_Keypad/sIsPress1 (sBuzzerKeypad)
     LUT5:I0->O            3   0.203   0.651  _n4818<0>1 (_n4818)
     LUT5:I4->O            1   0.205   0.000  _n5007_inv2_F (N132)
     MUXF7:I0->O           4   0.131   0.683  _n5007_inv2 (_n5007_inv)
     FDE:CE                    0.322          sKeypad_0
    ----------------------------------------
    Total                      5.758ns (2.286ns logic, 3.472ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Check_Keypad/sCLK250Hz'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              2.674ns (Levels of Logic = 2)
  Source:            columnKeypad<0> (PAD)
  Destination:       Check_Keypad/State_FSM_FFd1 (FF)
  Destination Clock: Check_Keypad/sCLK250Hz rising

  Data Path: columnKeypad<0> to Check_Keypad/State_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.147  columnKeypad_0_IBUF (columnKeypad_0_IBUF)
     LUT6:I1->O            1   0.203   0.000  Check_Keypad/State_FSM_FFd1-In1 (Check_Keypad/State_FSM_FFd1-In)
     FD:D                      0.102          Check_Keypad/State_FSM_FFd1
    ----------------------------------------
    Total                      2.674ns (1.527ns logic, 1.147ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Check_Keypad/sCLK250Hz'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 2)
  Source:            Check_Keypad/State_FSM_FFd2 (FF)
  Destination:       rowKeypad<3> (PAD)
  Source Clock:      Check_Keypad/sCLK250Hz rising

  Data Path: Check_Keypad/State_FSM_FFd2 to rowKeypad<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.878  Check_Keypad/State_FSM_FFd2 (Check_Keypad/State_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.579  Check_Keypad/State_sScanRow<3>1 (rowKeypad_3_OBUF)
     OBUF:I->O                 2.571          rowKeypad_3_OBUF (rowKeypad<3>)
    ----------------------------------------
    Total                      4.678ns (3.221ns logic, 1.457ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1000Hz'
  Total number of paths / destination ports: 135 / 21
-------------------------------------------------------------------------
Offset:              6.702ns (Levels of Logic = 4)
  Source:            sCounterMUX_1 (FF)
  Destination:       rgbLed<2> (PAD)
  Source Clock:      clk1000Hz rising

  Data Path: sCounterMUX_1 to rgbLed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             38   0.447   1.741  sCounterMUX_1 (sCounterMUX_1)
     LUT6:I0->O            1   0.203   0.827  mux_91 (mux_91)
     LUT6:I2->O            1   0.203   0.000  mux_4 (mux_4)
     MUXF7:I0->O           1   0.131   0.579  mux_2_f7 (rgbLed_0_OBUF)
     OBUF:I->O                 2.571          rgbLed_0_OBUF (rgbLed<0>)
    ----------------------------------------
    Total                      6.702ns (3.555ns logic, 3.147ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk20MHz'
  Total number of paths / destination ports: 55 / 4
-------------------------------------------------------------------------
Offset:              6.116ns (Levels of Logic = 4)
  Source:            sLed22_2 (FF)
  Destination:       rgbLed<2> (PAD)
  Source Clock:      clk20MHz rising

  Data Path: sLed22_2 to rgbLed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.156  sLed22_2 (sLed22_2)
     LUT6:I2->O            1   0.203   0.827  mux2_91 (mux2_91)
     LUT6:I2->O            1   0.203   0.000  mux2_4 (mux2_4)
     MUXF7:I0->O           1   0.131   0.579  mux2_2_f7 (rgbLed_2_OBUF)
     OBUF:I->O                 2.571          rgbLed_2_OBUF (rgbLed<2>)
    ----------------------------------------
    Total                      6.116ns (3.555ns logic, 2.562ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               5.624ns (Levels of Logic = 3)
  Source:            columnKeypad<2> (PAD)
  Destination:       Buzzer (PAD)

  Data Path: columnKeypad<2> to Buzzer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.050  columnKeypad_2_IBUF (columnKeypad_2_IBUF)
     LUT5:I1->O            1   0.203   0.579  Buzzer1 (Buzzer_OBUF)
     OBUF:I->O                 2.571          Buzzer_OBUF (Buzzer)
    ----------------------------------------
    Total                      5.624ns (3.996ns logic, 1.628ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Check_Keypad/sCLK250Hz
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
Check_Keypad/sCLK250Hz|    1.870|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Check_Keypad/sPulse
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Check_Keypad/sPulse|    1.527|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClockDevider500ms/sPulse
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
ClockDevider500ms/sPulse|    1.527|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1000Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1000Hz      |    3.530|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk20MHz
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
Check_Keypad/sCLK250Hz  |    1.870|         |         |         |
ClockDevider500ms/sPulse|    2.957|         |         |         |
clk20MHz                |    7.021|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sPulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sPulse         |    1.621|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.76 secs
 
--> 

Total memory usage is 239704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

