# SmartDesignVerification-using-LLM
Generating self testing chip designs using SystemVerilog via utilizing the power of LLMs
