grep "CVA6_REPO_DIR\}\|HPDCACHE_TARGET_CFG\}\|-F" ../../core/Flist.cva6|grep -v "instr_tracer" > Flist.cva6_synth
cat $( grep "Flist" Flist.cva6_synth | cut -d " " -f 2 | envsubst ) | grep -v "//" | sed -e '/^+incdir/! s#^#${HPDCACHE_DIR}/rtl/#' | awk '//; /HPDCACHE_TARGET_CFG\}/{while(getline<"/dev/stdin"){print}}' Flist.cva6_synth > tmp 
grep -v "Flist" tmp > Flist.cva6_synth && rm tmp
3.67
Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Copyright 2021 Thales DIS design services SAS
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
# You may obtain a copy of the License at https://solderpad.org/licenses/
#
# Original Author: Jean-Roch COULON - Thales
#
source -echo -verbose scripts/dc_setup.tcl
# Copyright 2021 Thales DIS design services SAS
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
# You may obtain a copy of the License at https://solderpad.org/licenses/
#
# Original Author: Jean-Roch COULON - Thales
#
# Variables common to all reference methodology scripts
set PERIOD                        [getenv PERIOD];
3.67
set DESIGN_NAME                   [getenv DESIGN_NAME]  ;#  The name of the top-level design
cva6
set TARGET                        [getenv TARGET];
cv64a6_imafdc_sv39
set TECH                          [getenv TECH_NAME];
NangateOpenCellLibrary_typical_ccs_scan
set techno                        [getenv TECH_NAME];
NangateOpenCellLibrary_typical_ccs_scan
set FOUNDRY_PATH                  [getenv FOUNDRY_PATH];
./tech
set TARGET_LIBRARY_FILES          [getenv TARGET_LIBRARY_FILES];
NangateOpenCellLibrary_typical_ccs_scan.db
set INPUT_DELAY                   [getenv INPUT_DELAY];
0.46
set OUTPUT_DELAY                  [getenv OUTPUT_DELAY];
0.11
set HPDCACHE_TARGET_CFG           [getenv HPDCACHE_TARGET_CFG];
../../core/include/cva6_hpdcache_default_config_pkg.sv
set HPDCACHE_DIR                  [getenv HPDCACHE_DIR];
../../core/cache_subsystem/hpdcache
set ADDITIONAL_LINK_LIB_FILES     "                                  ";#  Extra link logical libraries not included in TARGET_LIBRARY_FILES
                                  
# Remove messages
suppress_message LINK-17
suppress_message MWLIBP-300
suppress_message MWLIBP-301
suppress_message MWLIBP-319
suppress_message MWLIBP-319
suppress_message MWLIBP-324
suppress_message MWLIBP-311
suppress_message MWLIBP-032
suppress_message UCN-1
suppress_message UID-282
set ADDITIONAL_SEARCH_PATH " ${FOUNDRY_PATH}/synopsys ${FOUNDRY_PATH} ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include";
 ./tech/synopsys ./tech ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include
set_app_var search_path ". ${ADDITIONAL_SEARCH_PATH} $search_path"
.  ./tech/synopsys ./tech ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include . /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/syn_ver /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/sim_ver
if {$synopsys_program_name == "dc_shell"}  {
  set_app_var target_library ${TARGET_LIBRARY_FILES}
  set_app_var synthetic_library dw_foundation.sldb
  set_app_var link_library "* $target_library $ADDITIONAL_LINK_LIB_FILES $synthetic_library"
}
* NangateOpenCellLibrary_typical_ccs_scan.db                                    dw_foundation.sldb
source -echo -verbose scripts/dc_setup_filenames.tcl
# Copyright 2021 Thales DIS design services SAS
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
# You may obtain a copy of the License at https://solderpad.org/licenses/
#
# Original Author: Jean-Roch COULON - Thales
#
puts "RM-Info: Running script [info script]\n"
RM-Info: Running script /home/s322461/project/cva6_assignments/pd/synth/scripts/dc_setup_filenames.tcl

#################################################################################
# Design Compiler Reference Methodology Filenames Setup
# Script: dc_setup_filenames.tcl
# Version: J-2014.09-SP2 (January 12, 2015)
# Copyright (C) 2010-2015 Synopsys, Inc. All rights reserved.
#################################################################################
set INPUTS_DIR ${DESIGN_NAME}_${TARGET}/inputs/
cva6_cv64a6_imafdc_sv39/inputs/
set REPORTS_DIR ${DESIGN_NAME}_${TARGET}/reports/${PERIOD}/
cva6_cv64a6_imafdc_sv39/reports/3.67/
set OUTPUTS_DIR ${DESIGN_NAME}_${TARGET}/outputs/${PERIOD}/
cva6_cv64a6_imafdc_sv39/outputs/3.67/
file mkdir ${INPUTS_DIR}
file mkdir ${REPORTS_DIR}
file mkdir ${OUTPUTS_DIR}
###############
# Input Files #
###############
set DCRM_SDC_INPUT_FILE                                 ${INPUTS_DIR}/${DESIGN_NAME}.sdc
cva6_cv64a6_imafdc_sv39/inputs//cva6.sdc
set DCRM_CONSTRAINTS_INPUT_FILE                         ${INPUTS_DIR}/${DESIGN_NAME}.constraints.tcl
cva6_cv64a6_imafdc_sv39/inputs//cva6.constraints.tcl
###########
# Reports #
###########
set DCRM_CHECK_LIBRARY_REPORT                           ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_check_library.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_check_library.rpt
set DCRM_CONSISTENCY_CHECK_ENV_FILE                     ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}.compile_ultra.env
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.compile_ultra.env
set DCRM_CHECK_DESIGN_REPORT                            ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}.check_design.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.check_design.rpt
set DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT             ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}.analyze_datapath_extraction.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.analyze_datapath_extraction.rpt
set DCRM_FINAL_QOR_REPORT                               ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_qor.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_qor.rpt
set DCRM_FINAL_TIMING_REPORT                            ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_timing.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_timing.rpt
set DCRM_FINAL_AREA_REPORT                              ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_area.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_area.rpt
set DCRM_FINAL_POWER_REPORT                             ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_power.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_power.rpt
set DCRM_FINAL_CLOCK_GATING_REPORT                      ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_clock_gating.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_clock_gating.rpt
set DCRM_FINAL_SELF_GATING_REPORT                       ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_self_gating.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_self_gating.rpt
set DCRM_THRESHOLD_VOLTAGE_GROUP_REPORT                 ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_threshold.voltage.group.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_threshold.voltage.group.rpt
set DCRM_INSTANTIATE_CLOCK_GATES_REPORT                 ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_instatiate_clock_gates.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_instatiate_clock_gates.rpt
set DCRM_FINAL_POWER_REPORT                             ${REPORTS_DIR}/${DESIGN_NAME}_${TECH}_synth_power.rpt
cva6_cv64a6_imafdc_sv39/reports/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_power.rpt
################
# Output Files #
################
set DCRM_AUTOREAD_RTL_SCRIPT                            ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}.autoread_rtl.tcl
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.autoread_rtl.tcl
set DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE              ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}.elab.ddc
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.elab.ddc
set DCRM_COMPILE_ULTRA_DDC_OUTPUT_FILE                  ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}.compile_ultra.ddc
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.compile_ultra.ddc
set DCRM_FINAL_DDC_OUTPUT_FILE                          ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.ddc
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.ddc
set DCRM_FINAL_VERILOG_OUTPUT_FILE                      ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.v
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.v
set DCRM_FINAL_SDC_OUTPUT_FILE                          ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.sdc
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.sdc
set DCRM_FINAL_SPEF_OUTPUT_FILE                         ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.spef
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.spef
set DCRM_FINAL_FSDB_OUTPUT_FILE                         ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.fsdb
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.fsdb
set DCRM_FINAL_VCD_OUTPUT_FILE                          ${OUTPUTS_DIR}/${DESIGN_NAME}_${TECH}_synth.vcd
cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.vcd
puts "RM-Info: Completed script [info script]\n"
RM-Info: Completed script /home/s322461/project/cva6_assignments/pd/synth/scripts/dc_setup_filenames.tcl

# The following setting removes new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
if {$synopsys_program_name == "dc_shell"}  {

  #################################################################################
  # Design Compiler Setup Variables
  #################################################################################

  # Use the set_host_options command to enable multicore optimization to improve runtime.
  # This feature has special usage and license requirements.  Refer to the
  # "Support for Multicore Technology" section in the Design Compiler User Guide
  # for multicore usage guidelines.
  # Note: This is a DC Ultra feature and is not supported in DC Expert.

  set_host_options -max_cores 16

  # Change alib_library_analysis_path to point to a central cache of analyzed libraries
  # to save runtime and disk space.  The following setting only reflects the
  # default value and should be changed to a central location for best results.

  set_app_var alib_library_analysis_path .

  # Add any additional Design Compiler variables needed here
  define_name_rules verilog \
    -target_bus_naming_style "%s\[%d\]" \
    -allowed "a-z0-9_" \
    -first_restricted "0-9_" \
    -replacement_char "_" \
    -equal_ports_nets -inout_ports_equal_nets \
    -collapse_name_space -case_insensitive -special verilog \
    -add_dummy_nets \
    -dummy_net_prefix "synp_unconn_%d"

  # Eliminate tri-state nets and assign primitives in the output netlist"
  set_app_var verilogout_no_tri true

  # Preserve FF with not load used as spare"
  set_app_var hdlin_preserve_sequential ff+loop_variables

  ###  Power optim
  set_app_var power_remove_redundant_clock_gates true
  set_app_var power_cg_reconfig_stages true
  set_app_var compile_clock_gating_through_hierarchy  true
  set_app_var power_cg_designware true
  set_app_var power_cg_derive_related_clock true
  set_app_var do_operand_isolation true
  set_app_var power_low_power_placement true
  set_app_var power_opto_extra_high_dynamic_power_effort true

  ### Module name naming style
  set_app_var template_parameter_style "%s"
  set_app_var template_naming_style "%s"

}
Warning: You requested 16 cores. However, the host po.polito.it only has 8 available cores. The tool will ignore the request and use -max_cores 8. (UIO-230)
Warning: You requested 16 cores. However, load on host po.polito.it is 10.26. Tool will ignore the request and use 1 cores. (UIO-231)
Information: Variable 'power_cg_designware' is obsolete and is being ignored. (INFO-100)
Clock gating insertion with compile_ultra -gate_clock automatically inserts clock gates in DesignWare modules
%s
%s
set clk_name main_clk
main_clk
set clk_port clk_i
clk_i
set clk_ports_list [list $clk_port]
clk_i
set clk_period $PERIOD
3.67
set input_delay $INPUT_DELAY
0.46
set output_delay $OUTPUT_DELAY
0.11
set_app_var search_path "../../vendor/pulp-platform/common_cells/include/ $search_path"
../../vendor/pulp-platform/common_cells/include/ .  ./tech/synopsys ./tech ../../vendor/pulp-platform/axi/include ../../core/cache_subsystem/hpdcache/rtl/include . /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/syn_ver /eda/synopsys/2022-23/RHELx86/SYN_2022.12/dw/sim_ver
sh rm -rf work
sh mkdir work
define_design_lib ariane_lib -path work
1
set CVA6_REPO_DIR "../../"
../../
set TARGET_CFG $TARGET
cv64a6_imafdc_sv39
analyze -vcs "-sverilog -f Flist.cva6_synth" -library ariane_lib

 WARNING: ../..//vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
../..//vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
../..//vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
+incdir+../..//vendor/pulp-platform/common_cells/include/
+incdir+../..//vendor/pulp-platform/common_cells/src/
+incdir+../..//vendor/pulp-platform/axi/include/
+incdir+../..//common/local/util/
../..//vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
../..//vendor/openhwgroup/cvfpu/src/fpnew_top.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
../..//vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
../..//core/include/config_pkg.sv
../..//core/include/cv64a6_imafdc_sv39_config_pkg.sv
../..//core/include/riscv_pkg.sv
../..//core/include/ariane_pkg.sv
../..//vendor/pulp-platform/axi/src/axi_pkg.sv
../..//core/include/wt_cache_pkg.sv
../..//core/include/std_cache_pkg.sv
../..//core/include/acc_pkg.sv
../..//core/include/cvxif_pkg.sv
../..//core/cvxif_example/include/cvxif_instr_pkg.sv
../..//core/cvxif_fu.sv
../..//core/cvxif_example/cvxif_example_coprocessor.sv
../..//core/cvxif_example/instr_decoder.sv
../..//vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
../..//vendor/pulp-platform/common_cells/src/fifo_v3.sv
../..//vendor/pulp-platform/common_cells/src/lfsr.sv
../..//vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
../..//vendor/pulp-platform/common_cells/src/stream_arbiter.sv
../..//vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
../..//vendor/pulp-platform/common_cells/src/stream_mux.sv
../..//vendor/pulp-platform/common_cells/src/stream_demux.sv
../..//vendor/pulp-platform/common_cells/src/lzc.sv
../..//vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
../..//vendor/pulp-platform/common_cells/src/shift_reg.sv
../..//vendor/pulp-platform/common_cells/src/unread.sv
../..//vendor/pulp-platform/common_cells/src/popcount.sv
../..//vendor/pulp-platform/common_cells/src/exp_backoff.sv
../..//vendor/pulp-platform/common_cells/src/counter.sv
../..//vendor/pulp-platform/common_cells/src/delta_counter.sv
../..//OUR_CODE/cva6.sv
../..//core/alu.sv
../..//core/fpu_wrap.sv
../..//OUR_CODE/control_reg.sv
../..//OUR_CODE/generic_MISR.sv
../..//OUR_CODE/wrapper_MISR.sv
../..//core/branch_unit.sv
../..//core/compressed_decoder.sv
../..//core/controller.sv
../..//core/csr_buffer.sv
../..//core/csr_regfile.sv
../..//core/decoder.sv
../..//core/ex_stage.sv
../..//core/instr_realign.sv
../..//core/id_stage.sv
../..//core/issue_read_operands.sv
../..//core/issue_stage.sv
../..//core/load_unit.sv
../..//core/load_store_unit.sv
../..//core/lsu_bypass.sv
../..//core/mult.sv
../..//core/multiplier.sv
../..//core/serdiv.sv
../..//core/perf_counters.sv
../..//core/ariane_regfile_ff.sv
../..//core/ariane_regfile_fpga.sv
../..//core/scoreboard.sv
../..//core/store_buffer.sv
../..//core/amo_buffer.sv
../..//core/store_unit.sv
../..//core/commit_stage.sv
../..//core/axi_shim.sv
../..//core/cva6_accel_first_pass_decoder_stub.sv
../..//core/acc_dispatcher.sv
../..//core/frontend/btb.sv
../..//core/frontend/bht.sv
../..//core/frontend/ras.sv
../..//core/frontend/instr_scan.sv
../..//core/frontend/instr_queue.sv
../..//core/frontend/frontend.sv
../..//core/cache_subsystem/wt_dcache_ctrl.sv
../..//core/cache_subsystem/wt_dcache_mem.sv
../..//core/cache_subsystem/wt_dcache_missunit.sv
../..//core/cache_subsystem/wt_dcache_wbuffer.sv
../..//core/cache_subsystem/wt_dcache.sv
../..//core/cache_subsystem/cva6_icache.sv
../..//core/cache_subsystem/wt_cache_subsystem.sv
../..//core/cache_subsystem/wt_axi_adapter.sv
../..//core/cache_subsystem/tag_cmp.sv
../..//core/cache_subsystem/axi_adapter.sv
../..//core/cache_subsystem/miss_handler.sv
../..//core/cache_subsystem/cache_ctrl.sv
../..//core/cache_subsystem/cva6_icache_axi_wrapper.sv
../..//core/cache_subsystem/std_cache_subsystem.sv
../..//core/cache_subsystem/std_nbdcache.sv
../../core/include/cva6_hpdcache_default_config_pkg.sv
+incdir+include
+incdir+../../core/cache_subsystem/hpdcache/rtl/include
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv
../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv
../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_snooper.sv
../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memarray.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr_to_cache_set.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv
../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf_wrapper.sv
../..//core/cache_subsystem/cva6_hpdcache_subsystem.sv
../..//core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
../..//core/cache_subsystem/cva6_hpdcache_if_adapter.sv
../..//core/pmp/src/pmp.sv
../..//core/pmp/src/pmp_entry.sv
../..//common/local/util/tc_sram_wrapper.sv
../..//vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
../..//common/local/util/sram.sv
../..//core/mmu_sv39/mmu.sv
../..//core/mmu_sv39/ptw.sv
../..//core/mmu_sv39/tlb.sv
../..//core/mmu_sv32/cva6_mmu_sv32.sv
../..//core/mmu_sv32/cva6_ptw_sv32.sv
../..//core/mmu_sv32/cva6_tlb_sv32.sv
../..//core/mmu_sv32/cva6_shared_tlb_sv32.sv
  has more than one '/', replace it with single '/'
Running PRESTO HDLC
Compiling source file ../../vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
Compiling source file ../../vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
Warning:  ../../vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv:39: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
Warning:  ../../vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv:42: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:358: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpnew_top.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
Compiling source file ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
Compiling source file ../../core/include/config_pkg.sv
Warning:  ../../core/include/config_pkg.sv:21: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/include/cv64a6_imafdc_sv39_config_pkg.sv
Compiling source file ../../core/include/riscv_pkg.sv
Compiling source file ../../core/include/ariane_pkg.sv
Warning:  ../../core/include/riscv_pkg.sv:357: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:358: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:359: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:360: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:361: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/include/riscv_pkg.sv:362: signed to unsigned conversion occurs. (VER-318)
Compiling source file ../../vendor/pulp-platform/axi/src/axi_pkg.sv
Compiling source file ../../core/include/wt_cache_pkg.sv
Warning:  ../../vendor/pulp-platform/axi/src/axi_pkg.sv:92: signed to unsigned assignment occurs. (VER-318)
Compiling source file ../../core/include/std_cache_pkg.sv
Compiling source file ../../core/include/acc_pkg.sv
Compiling source file ../../core/include/cvxif_pkg.sv
Compiling source file ../../core/cvxif_example/include/cvxif_instr_pkg.sv
Warning:  ../../core/cvxif_example/include/cvxif_instr_pkg.sv:19: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../../core/cvxif_fu.sv
Compiling source file ../../core/cvxif_example/cvxif_example_coprocessor.sv
Compiling source file ../../core/cvxif_example/instr_decoder.sv
Warning:  ../../core/cvxif_example/instr_decoder.sv:46: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/fifo_v3.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/lfsr.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_arbiter.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_mux.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/stream_demux.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/lzc.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/shift_reg.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/unread.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/popcount.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/exp_backoff.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/counter.sv
Compiling source file ../../vendor/pulp-platform/common_cells/src/delta_counter.sv
Compiling source file ../../OUR_CODE/cva6.sv
Compiling source file ../../core/alu.sv
Compiling source file ../../core/fpu_wrap.sv
Compiling source file ../../OUR_CODE/control_reg.sv
Compiling source file ../../OUR_CODE/generic_MISR.sv
Compiling source file ../../OUR_CODE/wrapper_MISR.sv
Compiling source file ../../core/branch_unit.sv
Compiling source file ../../core/compressed_decoder.sv
Compiling source file ../../core/controller.sv
Compiling source file ../../core/csr_buffer.sv
Compiling source file ../../core/csr_regfile.sv
Compiling source file ../../core/decoder.sv
Compiling source file ../../core/ex_stage.sv
Compiling source file ../../core/instr_realign.sv
Compiling source file ../../core/id_stage.sv
Warning:  ../../core/instr_realign.sv:109: The 'unlabeled $error' construct is not supported.  It will be ignored. (VER-104)
Compiling source file ../../core/issue_read_operands.sv
Compiling source file ../../core/issue_stage.sv
Compiling source file ../../core/load_unit.sv
Compiling source file ../../core/load_store_unit.sv
Compiling source file ../../core/lsu_bypass.sv
Compiling source file ../../core/mult.sv
Compiling source file ../../core/multiplier.sv
Compiling source file ../../core/serdiv.sv
Compiling source file ../../core/perf_counters.sv
Compiling source file ../../core/ariane_regfile_ff.sv
Compiling source file ../../core/ariane_regfile_fpga.sv
Compiling source file ../../core/scoreboard.sv
Compiling source file ../../core/store_buffer.sv
Compiling source file ../../core/amo_buffer.sv
Compiling source file ../../core/store_unit.sv
Compiling source file ../../core/commit_stage.sv
Compiling source file ../../core/axi_shim.sv
Compiling source file ../../core/cva6_accel_first_pass_decoder_stub.sv
Compiling source file ../../core/acc_dispatcher.sv
Opening include file ../../vendor/pulp-platform/common_cells/include//common_cells/registers.svh
Warning:  ../../core/acc_dispatcher.sv:362: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../core/acc_dispatcher.sv:407: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../core/frontend/btb.sv
Compiling source file ../../core/frontend/bht.sv
Compiling source file ../../core/frontend/ras.sv
Compiling source file ../../core/frontend/instr_scan.sv
Compiling source file ../../core/frontend/instr_queue.sv
Compiling source file ../../core/frontend/frontend.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_ctrl.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_mem.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_missunit.sv
Compiling source file ../../core/cache_subsystem/wt_dcache_wbuffer.sv
Compiling source file ../../core/cache_subsystem/wt_dcache.sv
Compiling source file ../../core/cache_subsystem/cva6_icache.sv
Compiling source file ../../core/cache_subsystem/wt_cache_subsystem.sv
Compiling source file ../../core/cache_subsystem/wt_axi_adapter.sv
Compiling source file ../../core/cache_subsystem/tag_cmp.sv
Compiling source file ../../core/cache_subsystem/axi_adapter.sv
Warning:  ../../core/cache_subsystem/axi_adapter.sv:199: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../core/cache_subsystem/axi_adapter.sv:230: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ../../core/cache_subsystem/miss_handler.sv
Warning:  ../../core/cache_subsystem/miss_handler.sv:70: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../../core/cache_subsystem/cache_ctrl.sv
Compiling source file ../../core/cache_subsystem/cva6_icache_axi_wrapper.sv
Compiling source file ../../core/cache_subsystem/std_cache_subsystem.sv
Compiling source file ../../core/cache_subsystem/std_nbdcache.sv
Compiling source file ../../core/include/cva6_hpdcache_default_config_pkg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv:61: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv:88: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_snooper.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv:72: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memarray.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv:134: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr_to_cache_set.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv:138: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv
Warning:  ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv:147: Using default enum base size of 32. (VER-533)
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv
Compiling source file ../../core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf_wrapper.sv
Compiling source file ../../core/cache_subsystem/cva6_hpdcache_subsystem.sv
Opening include file ../../vendor/pulp-platform/axi/include/axi/typedef.svh
Opening include file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh
Compiling source file ../../core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
Compiling source file ../../core/cache_subsystem/cva6_hpdcache_if_adapter.sv
Compiling source file ../../core/pmp/src/pmp.sv
Compiling source file ../../core/pmp/src/pmp_entry.sv
Compiling source file ../../common/local/util/tc_sram_wrapper.sv
Compiling source file ../../vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
Compiling source file ../../common/local/util/sram.sv
Compiling source file ../../core/mmu_sv39/mmu.sv
Compiling source file ../../core/mmu_sv39/ptw.sv
Compiling source file ../../core/mmu_sv39/tlb.sv
Compiling source file ../../core/mmu_sv32/cva6_mmu_sv32.sv
Compiling source file ../../core/mmu_sv32/cva6_ptw_sv32.sv
Compiling source file ../../core/mmu_sv32/cva6_tlb_sv32.sv
Compiling source file ../../core/mmu_sv32/cva6_shared_tlb_sv32.sv
Presto compilation completed successfully.
Loading db file '/home/s322461/project/cva6_assignments/pd/synth/tech/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_NAME} -library ariane_lib
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../OUR_CODE/cva6.sv:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:154: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:1435: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../OUR_CODE/cva6.sv:1423: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 1422 in file
	'../../OUR_CODE/cva6.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================
Presto compilation completed successfully. (cva6)
Elaborated 1 design.
Current design is now 'cva6'.
Information: Building the design 'wrapper_MISR' instantiated from design 'cva6' with
	the parameters "NBIT_DATA=32'h00000040,NBIT_ADDR=32'h00000040,NBIT_REGS=32'h00000040,START_ADDR=33554432". (HDL-193)

Statistics for case statements in always block at line 73 in file
	'../../OUR_CODE/wrapper_MISR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================
Presto compilation completed successfully. (wrapper_MISR_00000040_00000040_00000040_33554432)
Information: Building the design 'wrapper_MISR' instantiated from design 'cva6' with
	the parameters "NBIT_DATA=32'h00000040,NBIT_ADDR=32'h00000040,NBIT_REGS=32'h00000040,START_ADDR=32'h02000018". (HDL-193)

Statistics for case statements in always block at line 73 in file
	'../../OUR_CODE/wrapper_MISR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================
Presto compilation completed successfully. (wrapper_MISR_00000040_00000040_00000040_02000018)
Information: Building the design 'frontend' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/frontend/frontend.sv:145: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:465: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:184: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:246: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:191: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../core/frontend/frontend.sv:260: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 179 in file
	'../../core/frontend/frontend.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           192            |    user/user     |
===============================================

Inferred memory devices in process
	in routine frontend__864949 line 373 in file
		'../../core/frontend/frontend.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|       bht_q_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  npc_rst_load_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       npc_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   speculative_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   icache_data_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  icache_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  icache_vaddr_q_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| icache_ex_valid_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       btb_q_reg       | Flip-flop |  65   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (frontend__864949)
Information: Building the design 'id_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine id_stage__864949 line 133 in file
		'../../core/id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     issue_q_reg     | Flip-flop |  634  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (id_stage__864949)
Information: Building the design 'issue_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,IsRVFI=1'h1,NR_ENTRIES=8". (HDL-193)
Presto compilation completed successfully. (issue_stage_1_8_864949)
Information: Building the design 'ex_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,ASID_WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine ex_stage_16_864949 line 390 in file
		'../../core/ex_stage.sv'.
=================================================================================================
|             Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================================
| current_instruction_is_sfence_vma_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================================

Inferred memory devices in process
	in routine ex_stage_16_864949 line 403 in file
		'../../core/ex_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| vaddr_to_be_flushed_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| asid_to_be_flushed_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (ex_stage_16_864949)
Information: Building the design 'commit_stage' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/commit_stage.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/commit_stage.sv:81: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'../../core/commit_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Statistics for case statements in always block at line 93 in file
	'../../core/commit_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |    auto/auto     |
===============================================
Presto compilation completed successfully. (commit_stage__864949)
Information: Building the design 'csr_regfile' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,AsidWidth=16,MHPMCounterNum=32'h00000006". (HDL-193)
Warning:  ../../core/csr_regfile.sv:169: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:560: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:803: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:1035: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/csr_regfile.sv:1593: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 188 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |    user/user     |
===============================================
Warning:  ../../core/csr_regfile.sv:1202: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 543 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           629            |    user/user     |
|           1150           |    user/user     |
===============================================

Statistics for case statements in always block at line 1278 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1286           |    user/user     |
===============================================

Statistics for case statements in always block at line 1437 in file
	'../../core/csr_regfile.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1443           |    user/user     |
===============================================

Inferred memory devices in process
	in routine csr_regfile_16_00000006_864949 line 1492 in file
		'../../core/csr_regfile.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|           i_reg4           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       priv_lvl_q_reg       | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|         fcsr_q_reg         | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|         fcsr_q_reg         | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|      debug_mode_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      dscratch1_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         dcsr_q_reg         | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
|         dcsr_q_reg         | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|         dpc_q_reg          | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      dscratch0_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mstatus_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mtvec_rst_load_q_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|        mtvec_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mip_q_reg          | Flip-flop |  58   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mip_q_reg          | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mie_q_reg          | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         mepc_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        mcause_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mcounteren_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mscratch_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        mtval_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        dcache_q_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|        dcache_q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|        icache_q_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|        icache_q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    mcountinhibit_q_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|       acc_cons_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         satp_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       medeleg_q_reg        | Flip-flop |  58   |  Y  | N  | Y  | N  | N  | N  | N  |
|       medeleg_q_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mideleg_q_reg        | Flip-flop |  61   |  Y  | N  | Y  | N  | N  | N  | N  |
|       mideleg_q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         sepc_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        scause_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        stvec_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      scounteren_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       sscratch_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        stval_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|        cycle_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       instret_q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| en_ld_st_translation_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         wfi_q_reg          | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pmpcfg_q_reg        | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|       pmpaddr_q_reg        | Flip-flop |  864  |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Statistics for MUX_OPs
=========================================================================
|          block name/line            | Inputs | Outputs | # sel inputs |
=========================================================================
| csr_regfile_16_00000006_864949/532  |   16   |    2    |      4       |
| csr_regfile_16_00000006_864949/532  |   16   |   54    |      4       |
| csr_regfile_16_00000006_864949/533  |   16   |   53    |      4       |
| csr_regfile_16_00000006_864949/1012 |   16   |    2    |      4       |
| csr_regfile_16_00000006_864949/1077 |   64   |    2    |      6       |
| csr_regfile_16_00000006_864949/1352 |   64   |    2    |      6       |
=========================================================================
Presto compilation completed successfully. (csr_regfile_16_00000006_864949)
Information: Building the design 'perf_counters' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NumPorts=4". (HDL-193)

Statistics for case statements in always block at line 69 in file
	'../../core/perf_counters.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 126 in file
	'../../core/perf_counters.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |    user/user     |
|           175            |    user/user     |
===============================================

Inferred memory devices in process
	in routine perf_counters_4_864949 line 209 in file
		'../../core/perf_counters.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    mhpmevent_q_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
| generic_counter_q_reg | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (perf_counters_4_864949)
Information: Building the design 'controller' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine controller__864949 line 184 in file
		'../../core/controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| flush_dcache_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fence_active_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (controller__864949)
Information: Building the design 'wt_cache_subsystem' instantiated from design 'cva6' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NumPorts=4,noc_req_t="struct(0%cva6:_Pr0VRtrz3a%(aw%sywREG%struct(0%cva6:_Pr0kqtde3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(atop%sywREG%array(0%5%0%logic))(user%sywREG%array(0%63%0%logic))))(aw_valid%sywREG%logic)(w%sywREG%struct(0%cva6:_Pr0fvWpz3a%(data%sywREG%array(0%63%0%logic))(strb%sywREG%array(0%7%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic))))(w_valid%sywREG%logic)(b_ready%sywREG%logic)(ar%sywREG%struct(0%cva6:_Pr0kIe9e3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(user%sywREG%array(0%63%0%logic))))(ar_valid%sywREG%logic)(r_ready%sywREG%logic))%vy5Chta",noc_resp_t="struct(0%cva6:_Pr0tb6vC3a%(aw_ready%sywREG%logic)(ar_ready%sywREG%logic)(w_ready%sywREG%logic)(b_valid%sywREG%logic)(b%sywREG%struct(0%cva6:_Pr0TRCxz3a%(id%sywREG%array(0%3%0%logic))(resp%sywREG%array(0%1%0%logic))(user%sywREG%array(0%63%0%logic))))(r_valid%sywREG%logic)(r%sywREG%struct(0%cva6:_Pr0T6H7z3a%(id%sywREG%array(0%3%0%logic))(data%sywREG%array(0%63%0%logic))(resp%sywREG%array(0%1%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic)))))%Lz*MI1a"". (HDL-193)
Presto compilation completed successfully. (wt_cache_subsystem_4_106242)
Information: Building the design 'control_reg' instantiated from design 'wrapper_MISR_00000040_00000040_00000040_33554432' with
	the parameters "NBIT=32'h00000040". (HDL-193)

Inferred memory devices in process
	in routine control_reg_00000040 line 10 in file
		'../../OUR_CODE/control_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (control_reg_00000040)
Information: Building the design 'generic_MISR' instantiated from design 'wrapper_MISR_00000040_00000040_00000040_33554432' with
	the parameters "N=32'h00000040". (HDL-193)
Warning:  ../../OUR_CODE/generic_MISR.sv:18: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine generic_MISR_00000040 line 29 in file
		'../../OUR_CODE/generic_MISR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q_i_reg       | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q_i_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (generic_MISR_00000040)
Information: Building the design 'instr_realign' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/instr_realign.sv:42: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine instr_realign__864949 line 343 in file
		'../../core/instr_realign.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  unaligned_instr_q_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     unaligned_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| unaligned_address_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (instr_realign__864949)
Information: Building the design 'ras' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,DEPTH=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine ras_00000002_864949 line 64 in file
		'../../core/frontend/ras.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stack_q_reg     | Flip-flop |  130  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ras_00000002_864949)
Information: Building the design 'btb' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NR_ENTRIES=32'h00000020". (HDL-193)
Warning:  ../../core/frontend/btb.sv:72: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:148: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:170: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:175: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/btb.sv:174: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine btb_00000020_864949 line 167 in file
		'../../core/frontend/btb.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|         j_reg2         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| gen_asic_btb.btb_q_reg | Flip-flop | 2080  |  Y  | N  | Y  | N  | N  | N  | N  |
|         i_reg3         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| btb_00000020_864949/149 |   16   |   130   |      4       |
=============================================================
Presto compilation completed successfully. (btb_00000020_864949)
Information: Building the design 'bht' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NR_ENTRIES=32'h00000080". (HDL-193)
Warning:  ../../core/frontend/bht.sv:125: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:68: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:100: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:108: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/bht.sv:107: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine bht_00000080_864949 line 97 in file
		'../../core/frontend/bht.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       j_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      bht_q_reg      | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
|       i_reg3        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
|    block name/line     | Inputs | Outputs | # sel inputs |
============================================================
| bht_00000080_864949/69 |   64   |    4    |      6       |
| bht_00000080_864949/75 |   64   |    4    |      6       |
============================================================
Presto compilation completed successfully. (bht_00000080_864949)
Information: Building the design 'instr_scan' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Presto compilation completed successfully. (instr_scan__864949)
Information: Building the design 'instr_queue' instantiated from design 'frontend__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/frontend/instr_queue.sv:129: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:182: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:190: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:353: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/frontend/instr_queue.sv:378: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine instr_queue__864949 line 407 in file
		'../../core/frontend/instr_queue.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| reset_address_q_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    idx_ds_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    idx_ds_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    idx_is_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pc_q_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================
|    block name/line      | Inputs | Outputs | # sel inputs |
=============================================================
| instr_queue__864949/192 |   4    |   32    |      2       |
| instr_queue__864949/193 |   4    |    3    |      2       |
=============================================================
Presto compilation completed successfully. (instr_queue__864949)
Information: Building the design 'compressed_decoder' instantiated from design 'id_stage__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/compressed_decoder.sv:314: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/compressed_decoder.sv:920: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 34 in file
	'../../core/compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    user/user     |
|            45            |    user/user     |
|           145            |    user/user     |
|           322            |    user/user     |
|           412            |    user/user     |
|           447            |    user/user     |
|           575            |    user/user     |
|           737            |    user/user     |
===============================================
Presto compilation completed successfully. (compressed_decoder__864949)
Information: Building the design 'decoder' instantiated from design 'id_stage__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/decoder.sv:365: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:433: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:451: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:480: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:498: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:511: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:914: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:1060: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../core/decoder.sv:975: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/decoder.sv:985: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/decoder.sv:1012: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 102 in file
	'../../core/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
|           134            |    user/user     |
|           139            |    auto/auto     |
|           267            |    auto/auto     |
|           542            |    user/user     |
|           572            |    user/user     |
|           608            |    user/user     |
|           640            |    user/user     |
|           657            |    user/user     |
|           685            |    user/user     |
|           710            |    user/user     |
|           748            |    user/user     |
|           764            |    user/user     |
|           797            |    user/user     |
|           814            |    user/user     |
|           840            |    user/user     |
|           866            |    user/user     |
|           897            |    user/user     |
|           908            |    user/user     |
|           919            |    user/user     |
|           923            |    user/user     |
|           930            |    user/user     |
|           951            |    user/user     |
|           998            |    user/user     |
|           1054           |    user/user     |
|           1065           |    user/user     |
|           1069           |    user/user     |
|           1076           |    user/user     |
|           1101           |    user/user     |
|           1120           |    user/user     |
|           1153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1231 in file
	'../../core/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1256           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1304 in file
	'../../core/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1326           |    auto/auto     |
===============================================
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| decoder__864949/1400 |   64   |    1    |      6       |
==========================================================
Presto compilation completed successfully. (decoder__864949)
Information: Building the design 'scoreboard' instantiated from design 'issue_stage_1_8_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,IsRVFI=1'h1,rs3_len_t="array(0%63%0%logic)%Qdr&Q=i",NR_ENTRIES=32'h00000008". (HDL-193)
Warning:  ../../core/scoreboard.sv:232: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/scoreboard.sv:198: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/scoreboard.sv:226: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/scoreboard.sv:250: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 131 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Statistics for case statements in always block at line 318 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           586            |    user/user     |
===============================================

Statistics for case statements in always block at line 321 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           604            |    user/user     |
===============================================

Statistics for case statements in always block at line 324 in file
	'../../core/scoreboard.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           621            |    user/user     |
===============================================

Inferred memory devices in process
	in routine scoreboard_1_00000008_285242 line 422 in file
		'../../core/scoreboard.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| issue_pointer_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mem_q_reg       | Flip-flop | 5072  |  Y  | N  | Y  | N  | N  | N  | N  |
|   issue_cnt_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| commit_pointer_q_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================================
|         block name/line          | Inputs | Outputs | # sel inputs |
======================================================================
| scoreboard_1_00000008_285242/113 |   8    |   629   |      3       |
| scoreboard_1_00000008_285242/113 |   8    |   629   |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/175 |   8    |    2    |      3       |
| scoreboard_1_00000008_285242/182 |   8    |    8    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
| scoreboard_1_00000008_285242/318 |   8    |    5    |      3       |
======================================================================
Presto compilation completed successfully. (scoreboard_1_00000008_285242)
Information: Building the design 'issue_read_operands' instantiated from design 'issue_stage_1_8_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,rs3_len_t="array(0%63%0%logic)%Qdr&Q=i"". (HDL-193)
Warning:  ../../core/issue_read_operands.sv:448: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/issue_read_operands.sv:499: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 143 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           144            |    user/user     |
===============================================

Statistics for case statements in always block at line 162 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           586            |    user/user     |
|           604            |    user/user     |
|           621            |    user/user     |
===============================================
Warning:  ../../core/issue_read_operands.sv:239: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 285 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           308            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 355 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           363            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 382 in file
	'../../core/issue_read_operands.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           633            |    user/user     |
===============================================

Inferred memory devices in process
	in routine issue_read_operands__285242 line 285 in file
		'../../core/issue_read_operands.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| branch_valid_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   lsu_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  mult_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   fpu_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    fpu_fmt_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    fpu_rm_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   csr_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine issue_read_operands__285242 line 355 in file
		'../../core/issue_read_operands.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| cvxif_off_instr_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cvxif_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine issue_read_operands__285242 line 557 in file
		'../../core/issue_read_operands.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   branch_predict_o_reg    | Flip-flop |  67   |  Y  | N  | Y  | N  | N  | N  | N  |
|      operand_a_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      operand_b_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         imm_q_reg         | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|         fu_q_reg          | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      operator_q_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      trans_id_q_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         pc_o_reg          | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| is_compressed_instr_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| issue_read_operands__285242/177 |   32   |    8    |      5       |
| issue_read_operands__285242/194 |   32   |    8    |      5       |
| issue_read_operands__285242/210 |   32   |    4    |      5       |
| issue_read_operands__285242/394 |   32   |    8    |      5       |
=====================================================================
Presto compilation completed successfully. (issue_read_operands__285242)
Information: Building the design 'alu' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/alu.sv:274: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/alu.sv:276: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/alu.sv:277: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 65 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |    user/user     |
===============================================

Statistics for case statements in always block at line 75 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    user/user     |
|            89            |    user/user     |
===============================================

Statistics for case statements in always block at line 112 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           115            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 245 in file
	'../../core/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           248            |    user/user     |
|           257            |    user/user     |
|           279            |    user/user     |
|           286            |    user/user     |
|           331            |    user/user     |
===============================================
Presto compilation completed successfully. (alu__864949)
Information: Building the design 'branch_unit' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Statistics for case statements in always block at line 39 in file
	'../../core/branch_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
===============================================
Presto compilation completed successfully. (branch_unit__864949)
Information: Building the design 'csr_buffer' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine csr_buffer__864949 line 68 in file
		'../../core/csr_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    csr_reg_q_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (csr_buffer__864949)
Information: Building the design 'mult' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine mult__864949 line 142 in file
		'../../core/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    word_op_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mult__864949)
Information: Building the design 'fpu_wrap' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/fpu_wrap.sv:461: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 126 in file
	'../../core/fpu_wrap.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    user/user     |
|           172            |    user/user     |
|           217            |    user/user     |
|           236            |    user/user     |
|           254            |    user/user     |
|           262            |    user/user     |
|           403            |    user/user     |
|           412            |    user/user     |
===============================================

Statistics for case statements in always block at line 429 in file
	'../../core/fpu_wrap.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           438            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpu_wrap__864949 line 472 in file
		'../../core/fpu_wrap.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|  fpu_gen.fpu_tag_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       state_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.operand_a_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.operand_b_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.operand_c_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fpu_gen.fpu_op_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_srcfmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_dstfmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  fpu_gen.fpu_ifmt_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   fpu_gen.fpu_rm_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| fpu_gen.fpu_vec_op_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (fpu_wrap__864949)
Information: Building the design 'load_store_unit' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,ASID_WIDTH=32'h00000010". (HDL-193)

Statistics for case statements in always block at line 348 in file
	'../../core/load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           357            |    user/user     |
===============================================

Statistics for case statements in always block at line 384 in file
	'../../core/load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           983            |    auto/auto     |
|           911            |    auto/auto     |
|           916            |    auto/auto     |
|           926            |    auto/auto     |
|           938            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 395 in file
	'../../core/load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           402            |    auto/auto     |
===============================================
Presto compilation completed successfully. (load_store_unit_00000010_864949)
Information: Building the design 'cvxif_fu' instantiated from design 'ex_stage_16_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine cvxif_fu__864949 line 100 in file
		'../../core/cvxif_fu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| illegal_instr_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    illegal_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  illegal_id_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cvxif_fu__864949)
Information: Building the design 'cva6_icache' instantiated from design 'wt_cache_subsystem_4_106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,RdTxId=0". (HDL-193)
Warning:  ../../core/cache_subsystem/cva6_icache.sv:414: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/cva6_icache.sv:446: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/cva6_icache.sv:357: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../../core/cache_subsystem/cva6_icache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           208            |    user/user     |
===============================================

Inferred memory devices in process
	in routine cva6_icache_0_864949 line 491 in file
		'../../core/cache_subsystem/cva6_icache.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      inv_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cl_tag_q_reg     | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_cnt_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     vaddr_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cmp_en_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cache_en_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     flush_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cl_offset_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  repl_way_oh_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| cva6_icache_0_864949/431 |   4    |   32    |      2       |
| cva6_icache_0_864949/432 |   4    |   64    |      2       |
==============================================================
Presto compilation completed successfully. (cva6_icache_0_864949)
Information: Building the design 'wt_dcache' instantiated from design 'wt_cache_subsystem_4_106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,RdAmoTxId=1". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache.sv:172: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (wt_dcache_1_864949)
Information: Building the design 'wt_axi_adapter' instantiated from design 'wt_cache_subsystem_4_106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,axi_req_t="struct(0%cva6:_Pr0VRtrz3a%(aw%sywREG%struct(0%cva6:_Pr0kqtde3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(atop%sywREG%array(0%5%0%logic))(user%sywREG%array(0%63%0%logic))))(aw_valid%sywREG%logic)(w%sywREG%struct(0%cva6:_Pr0fvWpz3a%(data%sywREG%array(0%63%0%logic))(strb%sywREG%array(0%7%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic))))(w_valid%sywREG%logic)(b_ready%sywREG%logic)(ar%sywREG%struct(0%cva6:_Pr0kIe9e3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(user%sywREG%array(0%63%0%logic))))(ar_valid%sywREG%logic)(r_ready%sywREG%logic))%vy5Chta",axi_rsp_t="struct(0%cva6:_Pr0tb6vC3a%(aw_ready%sywREG%logic)(ar_ready%sywREG%logic)(w_ready%sywREG%logic)(b_valid%sywREG%logic)(b%sywREG%struct(0%cva6:_Pr0TRCxz3a%(id%sywREG%array(0%3%0%logic))(resp%sywREG%array(0%1%0%logic))(user%sywREG%array(0%63%0%logic))))(r_valid%sywREG%logic)(r%sywREG%struct(0%cva6:_Pr0T6H7z3a%(id%sywREG%array(0%3%0%logic))(data%sywREG%array(0%63%0%logic))(resp%sywREG%array(0%1%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic)))))%Lz*MI1a"". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_axi_adapter.sv:246: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_axi_adapter.sv:437: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/cache_subsystem/wt_axi_adapter.sv:456: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 133 in file
	'../../core/cache_subsystem/wt_axi_adapter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           191            |    user/user     |
|           200            |    user/user     |
|           222            |    user/user     |
|           232            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_axi_adapter__106242 line 588 in file
		'../../core/cache_subsystem/wt_axi_adapter.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|      amo_gen_r_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     icache_first_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     dcache_first_q_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   icache_rd_shift_q_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| icache_rd_shift_user_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rd_shift_q_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
| dcache_rd_shift_user_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   icache_rtrn_vld_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_vld_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   icache_rtrn_tid_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_tid_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dcache_rtrn_type_q_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   dcache_rtrn_inv_q_reg    | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|       amo_off_q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully. (wt_axi_adapter__106242)
Information: Building the design 'unread'. (HDL-193)
Presto compilation completed successfully. (unread)
Information: Building the design 'lzc' instantiated from design 'instr_queue__864949' with
	the parameters "WIDTH=32'h00000002,MODE=0". (HDL-193)
Presto compilation completed successfully. (lzc_00000002_0)
Information: Building the design 'popcount' instantiated from design 'instr_queue__864949' with
	the parameters "INPUT_WIDTH=32'h00000002". (HDL-193)
Presto compilation completed successfully. (popcount_00000002)
Information: Building the design 'fifo_v3' instantiated from design 'instr_queue__864949' with
	the parameters "DEPTH=32'h00000004,dtype="struct(0%instr_queue__864949:_Pr0oqZ9lId%(instr%sywREG%array(0%31%0%logic))(cf%sywREG%enum(24%array(0%2%0%logic)%5%ariane_pkg:_Pr0D6dTHHd%cons(0%NoCF%000%cons(0%Branch%001%cons(0%Jump%010%cons(0%JumpR%011%cons(0%Return%100%null)))))))(ex%sywREG%enum(24%array(0%1%0%logic)%3%ariane_pkg:_Pr0D6DuqId%cons(0%FE_NONE%00%cons(0%FE_INSTR_ACCESS_FAULT%01%cons(0%FE_INSTR_PAGE_FAULT%10%null)))))(ex_vaddr%sywREG%array(0%63%0%logic)))%r5co6L&"". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000004_546242 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000004_546242 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  404  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| fifo_v3_00000004_546242/80 |   4    |   101   |      2       |
================================================================
Presto compilation completed successfully. (fifo_v3_00000004_546242)
Information: Building the design 'fifo_v3' instantiated from design 'instr_queue__864949' with
	the parameters "DEPTH=32'h00000004,DATA_WIDTH=64". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_64_00000004 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_64_00000004 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================
|    block name/line     | Inputs | Outputs | # sel inputs |
============================================================
| fifo_v3_64_00000004/80 |   4    |   64    |      2       |
============================================================
Presto compilation completed successfully. (fifo_v3_64_00000004)
Information: Building the design 'rr_arb_tree' instantiated from design 'scoreboard_1_00000008_285242' with
	the parameters "NumIn=32'h00000009,DataType="enum(24%array(0%3%0%logic)%11%ariane_pkg:_Pr0Db6lOHd%cons(0%NONE%0000%cons(0%LOAD%0001%cons(0%STORE%0010%cons(0%ALU%0011%cons(0%CTRL_FLOW%0100%cons(0%MULT%0101%cons(0%CSR%0110%cons(0%FPU%0111%cons(0%FPU_VEC%1000%cons(0%CVXIF%1001%cons(0%ACCEL%1010%null))))))))))))%tNIpG*a",ExtPrio=1'h1,AxiVldRdy=1'h1". (HDL-193)
Presto compilation completed successfully. (rr_arb_tree_00000009_1_1_427242)
Information: Building the design 'rr_arb_tree' instantiated from design 'scoreboard_1_00000008_285242' with
	the parameters "NumIn=32'h0000000d,DataWidth=64,ExtPrio=1'h1,AxiVldRdy=1'h1". (HDL-193)
Presto compilation completed successfully. (rr_arb_tree_0000000d_64_1_1)
Information: Building the design 'ariane_regfile' instantiated from design 'issue_read_operands__285242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,DATA_WIDTH=64,NR_READ_PORTS=32'h00000002,ZERO_REG_ZERO=1". (HDL-193)
Warning:  ../../core/ariane_regfile_ff.sv:79: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ariane_regfile_64_00000002_1_864949 line 62 in file
		'../../core/ariane_regfile_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
|       j_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
============================================================================
|            block name/line             | Inputs | Outputs | # sel inputs |
============================================================================
| ariane_regfile_64_00000002_1_864949/80 |   32   |   64    |      5       |
| ariane_regfile_64_00000002_1_864949/80 |   32   |   64    |      5       |
============================================================================
Presto compilation completed successfully. (ariane_regfile_64_00000002_1_864949)
Information: Building the design 'ariane_regfile' instantiated from design 'issue_read_operands__285242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,DATA_WIDTH=32'h00000040,NR_READ_PORTS=3,ZERO_REG_ZERO=0". (HDL-193)
Warning:  ../../core/ariane_regfile_ff.sv:79: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine ariane_regfile_00000040_3_0_864949 line 62 in file
		'../../core/ariane_regfile_ff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
|       j_reg2        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================================
|           block name/line             | Inputs | Outputs | # sel inputs |
===========================================================================
| ariane_regfile_00000040_3_0_864949/80 |   32   |   64    |      5       |
| ariane_regfile_00000040_3_0_864949/80 |   32   |   64    |      5       |
| ariane_regfile_00000040_3_0_864949/80 |   32   |   64    |      5       |
===========================================================================
Presto compilation completed successfully. (ariane_regfile_00000040_3_0_864949)
Information: Building the design 'popcount' instantiated from design 'alu__864949' with
	the parameters "INPUT_WIDTH=64". (HDL-193)
Presto compilation completed successfully. (popcount)
Information: Building the design 'lzc' instantiated from design 'alu__864949' with
	the parameters "WIDTH=64,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc)
Information: Building the design 'lzc' instantiated from design 'alu__864949' with
	the parameters "WIDTH=32,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc)
Information: Building the design 'multiplier' instantiated from design 'mult__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/multiplier.sv:107: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 116 in file
	'../../core/multiplier.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    user/user     |
===============================================

Inferred memory devices in process
	in routine multiplier__864949 line 128 in file
		'../../core/multiplier.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clmulr_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     clmul_q_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine multiplier__864949 line 141 in file
		'../../core/multiplier.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mult_result_q_reg  | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_valid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   trans_id_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   operator_q_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   operator_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (multiplier__864949)
Information: Building the design 'serdiv' instantiated from design 'mult__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,WIDTH=64". (HDL-193)
Warning:  ../../core/serdiv.sv:141: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/serdiv.sv:148: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 157 in file
	'../../core/serdiv.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           167            |    user/user     |
===============================================

Inferred memory devices in process
	in routine serdiv_64_864949 line 239 in file
		'../../core/serdiv.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| div_res_zero_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     op_a_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     op_b_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      res_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_q_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rem_sel_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   comp_inv_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    res_inv_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   op_b_zero_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| op_b_neg_one_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (serdiv_64_864949)
Information: Building the design 'fpnew_top' instantiated from design 'fpu_wrap__864949' with
	the parameters "Features=43'h00000020383,Implementation=682'h0000000080000000c00000004000000040000000400000008000000080000000800000008000000080000000400000004000000040000000400000004000000080000000800000008000000080000000955aa955aab,TagType="array(0%2%0%logic)%gbCkJgi"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 78 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_top.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           369            |    user/user     |
===============================================
Statistics for MUX_OPs
=====================================================================
|        block name/line          | Inputs | Outputs | # sel inputs |
=====================================================================
| fpnew_top_00000020383_781242/78 |   4    |    1    |      2       |
=====================================================================
Presto compilation completed successfully. (fpnew_top_00000020383_781242)
Information: Building the design 'mmu' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,INSTR_TLB_ENTRIES=32'h00000010,DATA_TLB_ENTRIES=32'h00000010,ASID_WIDTH=32'h00000010". (HDL-193)

Inferred memory devices in process
	in routine mmu_00000010_00000010_00000010_864949 line 498 in file
		'../../core/mmu_sv39/mmu.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dtlb_is_1G_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   lsu_vaddr_q_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    lsu_req_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| misaligned_ex_q_reg | Flip-flop |  129  |  Y  | N  | Y  | N  | N  | N  | N  |
|   dtlb_pte_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dtlb_hit_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| lsu_is_store_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  dtlb_is_2M_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mmu_00000010_00000010_00000010_864949)
Information: Building the design 'store_unit' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Statistics for case statements in always block at line 71 in file
	'../../core/store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'../../core/store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 187 in file
	'../../core/store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           893            |    auto/auto     |
|           983            |    auto/auto     |
|           195            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine store_unit__864949 line 282 in file
		'../../core/store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    amo_op_q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     st_be_q_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    st_data_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| st_data_size_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   trans_id_q_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (store_unit__864949)
Information: Building the design 'load_unit' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/load_unit.sv:271: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:282: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:239: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:318: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../core/load_unit.sv:352: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 197 in file
	'../../core/load_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           983            |    auto/auto     |
|           216            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 484 in file
	'../../core/load_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           485            |    user/user     |
|           495            |    user/user     |
===============================================

Inferred memory devices in process
	in routine load_unit__864949 line 144 in file
		'../../core/load_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ldbuf_q_reg     | Flip-flop |  28   |  Y  | N  | Y  | N  | N  | N  | N  |
| ldbuf_flushed_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ldbuf_valid_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| ldbuf_last_id_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine load_unit__864949 line 431 in file
		'../../core/load_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
|   block name/line     | Inputs | Outputs | # sel inputs |
===========================================================
| load_unit__864949/481 |   8    |    1    |      3       |
===========================================================
Presto compilation completed successfully. (load_unit__864949)
Information: Building the design 'shift_reg' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "dtype="array(0%196%0%logic)%v0#3Fj&",Depth=1". (HDL-193)

Inferred memory devices in process
	in routine shift_reg line 31 in file
		'../../vendor/pulp-platform/common_cells/src/shift_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       d_o_reg       | Flip-flop |  197  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (shift_reg)
Information: Building the design 'shift_reg' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "dtype="array(0%196%0%logic)%v0#3Fj&",Depth=0". (HDL-193)
Presto compilation completed successfully. (shift_reg)
Information: Building the design 'lsu_bypass' instantiated from design 'load_store_unit_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine lsu_bypass__864949 line 108 in file
		'../../core/lsu_bypass.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      mem_q_reg      | Flip-flop |  306  |  Y  | N  | Y  | N  | N  | N  | N  |
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lsu_bypass__864949)
Information: Building the design 'lzc' instantiated from design 'cva6_icache_0_864949' with
	the parameters "WIDTH=32'h00000004". (HDL-193)
Presto compilation completed successfully. (lzc_00000004)
Information: Building the design 'lfsr' instantiated from design 'cva6_icache_0_864949' with
	the parameters "LfsrWidth=8,OutWidth=2". (HDL-193)

Inferred memory devices in process
	in routine lfsr line 239 in file
		'../../vendor/pulp-platform/common_cells/src/lfsr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lfsr_q_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr)
Information: Building the design 'sram' instantiated from design 'cva6_icache_0_864949' with
	the parameters "DATA_WIDTH=32'h0000002d,NUM_WORDS=256". (HDL-193)
Warning:  ../../common/local/util/sram.sv:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (sram_0000002d_256)
Information: Building the design 'sram' instantiated from design 'cva6_icache_0_864949' with
	the parameters "USER_WIDTH=32'h00000080,DATA_WIDTH=32'h00000080,USER_EN=0,NUM_WORDS=256". (HDL-193)
Warning:  ../../common/local/util/sram.sv:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (sram_00000080_00000080_0_256)
Information: Building the design 'wt_dcache_missunit' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,AmoTxId=2'h1,NumPorts=32'h00000004". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_missunit.sv:223: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_missunit.sv:161: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 304 in file
	'../../core/cache_subsystem/wt_dcache_missunit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    user/user     |
===============================================

Statistics for case statements in always block at line 337 in file
	'../../core/cache_subsystem/wt_dcache_missunit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           347            |    user/user     |
===============================================

Statistics for case statements in always block at line 427 in file
	'../../core/cache_subsystem/wt_dcache_missunit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           448            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_dcache_missunit_1_00000004_864949 line 584 in file
		'../../core/cache_subsystem/wt_dcache_missunit.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   stores_inflight_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        state_q_reg        | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|         cnt_q_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       enable_q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      flush_ack_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      mshr_vld_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      mshr_vld_q1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        mshr_q_reg         | Flip-flop |  75   |  Y  | N  | Y  | N  | N  | N  | N  |
| mshr_rdrd_collision_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   miss_req_masked_q_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       amo_req_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Statistics for MUX_OPs
==============================================================================
|             block name/line              | Inputs | Outputs | # sel inputs |
==============================================================================
| wt_dcache_missunit_1_00000004_864949/165 |   4    |    3    |      2       |
| wt_dcache_missunit_1_00000004_864949/190 |   4    |    8    |      2       |
| wt_dcache_missunit_1_00000004_864949/209 |   4    |    3    |      2       |
| wt_dcache_missunit_1_00000004_864949/210 |   4    |   56    |      2       |
| wt_dcache_missunit_1_00000004_864949/212 |   4    |    2    |      2       |
| wt_dcache_missunit_1_00000004_864949/236 |   4    |   52    |      2       |
| wt_dcache_missunit_1_00000004_864949/298 |   4    |   128   |      2       |
==============================================================================
Presto compilation completed successfully. (wt_dcache_missunit_1_00000004_864949)
Information: Building the design 'wt_dcache_ctrl' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,RdTxId=2'h1". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_ctrl.sv:242: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 121 in file
	'../../core/cache_subsystem/wt_dcache_ctrl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           131            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_dcache_ctrl_1_864949 line 253 in file
		'../../core/cache_subsystem/wt_dcache_ctrl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rd_ack_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     state_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  address_tag_q_reg  | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|  address_idx_q_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  address_off_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   vld_data_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_size_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rd_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wt_dcache_ctrl_1_864949)
Information: Building the design 'wt_dcache_wbuffer' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_wbuffer.sv:342: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_wbuffer.sv:462: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 205 in file
	'../../core/cache_subsystem/wt_dcache_wbuffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           320            |    user/user     |
===============================================

Statistics for case statements in always block at line 211 in file
	'../../core/cache_subsystem/wt_dcache_wbuffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           295            |    user/user     |
===============================================

Statistics for case statements in always block at line 226 in file
	'../../core/cache_subsystem/wt_dcache_wbuffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |    user/user     |
===============================================

Inferred memory devices in process
	in routine wt_dcache_wbuffer__864949 line 539 in file
		'../../core/cache_subsystem/wt_dcache_wbuffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wr_cl_idx_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbuffer_q_reg    | Flip-flop | 1712  |  Y  | N  | Y  | N  | N  | N  | N  |
|    tx_stat_q_reg    | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ni_pending_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   check_ptr_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  check_ptr_q1_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   check_en_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   check_en_q1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rd_tag_q_reg     | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|   rd_hit_oh_q_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   wr_cl_vld_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|       block name/line         | Inputs | Outputs | # sel inputs |
===================================================================
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/170 |   8    |   50    |      3       |
| wt_dcache_wbuffer__864949/187 |   8    |    8    |      3       |
| wt_dcache_wbuffer__864949/261 |   8    |    9    |      3       |
| wt_dcache_wbuffer__864949/264 |   8    |   24    |      3       |
| wt_dcache_wbuffer__864949/322 |   4    |    3    |      2       |
| wt_dcache_wbuffer__864949/325 |   4    |    8    |      2       |
| wt_dcache_wbuffer__864949/326 |   8    |    9    |      3       |
| wt_dcache_wbuffer__864949/329 |   8    |   128   |      3       |
| wt_dcache_wbuffer__864949/454 |   8    |    8    |      3       |
| wt_dcache_wbuffer__864949/472 |   4    |    8    |      2       |
===================================================================
Presto compilation completed successfully. (wt_dcache_wbuffer__864949)
Information: Building the design 'wt_dcache_mem' instantiated from design 'wt_dcache_1_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,NumPorts=32'h00000004". (HDL-193)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:139: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:140: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:233: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:241: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:288: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:298: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:319: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/cache_subsystem/wt_dcache_mem.sv:191: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine wt_dcache_mem_00000004_864949 line 343 in file
		'../../core/cache_subsystem/wt_dcache_mem.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cmp_en_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   bank_idx_q_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   bank_off_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    vld_sel_q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=======================================================================
|         block name/line           | Inputs | Outputs | # sel inputs |
=======================================================================
| wt_dcache_mem_00000004_864949/152 |   4    |    8    |      2       |
| wt_dcache_mem_00000004_864949/153 |   4    |   44    |      2       |
| wt_dcache_mem_00000004_864949/154 |   4    |    4    |      2       |
| wt_dcache_mem_00000004_864949/201 |   4    |    4    |      2       |
| wt_dcache_mem_00000004_864949/261 |   8    |   128   |      3       |
| wt_dcache_mem_00000004_864949/263 |   8    |    8    |      3       |
| wt_dcache_mem_00000004_864949/279 |   8    |   128   |      3       |
=======================================================================
Presto compilation completed successfully. (wt_dcache_mem_00000004_864949)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "NumIn=2,DataWidth=1,AxiVldRdy=1'h1,LockIn=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_2_1_1_1 line 159 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.lock_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_2_1_1_1 line 188 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.req_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_2_1_1_1 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_2_1_1_1)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "dtype="struct(0%wt_cache_pkg:_Pr0GT_MxRa%(way%sywREG%array(0%1%0%logic))(paddr%sywREG%array(0%55%0%logic))(nc%sywREG%logic)(tid%sywREG%array(0%1%0%logic)))%0asLKpd",DEPTH=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000002_563242 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000002_563242 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  122  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_v3_00000002_563242)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "dtype="struct(0%wt_cache_pkg:_Pr0GGyt7Ra%(rtype%sywREG%enum(24%array(0%1%0%logic)%4%wt_cache_pkg:_Pr0mT7JpRa%cons(0%DCACHE_STORE_REQ%00%cons(0%DCACHE_LOAD_REQ%01%cons(0%DCACHE_ATOMIC_REQ%10%cons(0%DCACHE_INT_REQ%11%null))))))(size%sywREG%array(0%2%0%logic))(way%sywREG%array(0%2%0%logic))(paddr%sywREG%array(0%55%0%logic))(data%sywREG%array(0%63%0%logic))(user%sywREG%array(0%63%0%logic))(nc%sywREG%logic)(tid%sywREG%array(0%1%0%logic))(amo_op%sywREG%enum(24%array(0%3%0%logic)%14%ariane_pkg:_Pr0DOpYkOd%cons(0%AMO_NONE%0000%cons(0%AMO_LR%0001%cons(0%AMO_SC%0010%cons(0%AMO_SWAP%0011%cons(0%AMO_ADD%0100%cons(0%AMO_AND%0101%cons(0%AMO_OR%0110%cons(0%AMO_XOR%0111%cons(0%AMO_MAX%1000%cons(0%AMO_MAXU%1001%cons(0%AMO_MIN%1010%cons(0%AMO_MINU%1011%cons(0%AMO_CAS1%1100%cons(0%AMO_CAS2%1101%null)))))))))))))))))%9#9wZRi",DEPTH=32'h00000002". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000002_295242 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000002_295242 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  398  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_v3_00000002_295242)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "DATA_WIDTH=32'h00000002,DEPTH=32'h00000004". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_00000002_00000004 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_00000002_00000004 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| fifo_v3_00000002_00000004/80 |   4    |    2    |      2       |
==================================================================
Presto compilation completed successfully. (fifo_v3_00000002_00000004)
Information: Building the design 'fifo_v3' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "DATA_WIDTH=32'h00000005,DEPTH=32'h00000004,FALL_THROUGH=1'h1". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_1_00000005_00000004 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_1_00000005_00000004 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|        block name/line         | Inputs | Outputs | # sel inputs |
====================================================================
| fifo_v3_1_00000005_00000004/80 |   4    |    5    |      2       |
====================================================================
Presto compilation completed successfully. (fifo_v3_1_00000005_00000004)
Information: Building the design 'axi_shim' instantiated from design 'wt_axi_adapter__106242' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,AxiNumWords=32'h00000002,axi_req_t="struct(0%cva6:_Pr0VRtrz3a%(aw%sywREG%struct(0%cva6:_Pr0kqtde3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(atop%sywREG%array(0%5%0%logic))(user%sywREG%array(0%63%0%logic))))(aw_valid%sywREG%logic)(w%sywREG%struct(0%cva6:_Pr0fvWpz3a%(data%sywREG%array(0%63%0%logic))(strb%sywREG%array(0%7%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic))))(w_valid%sywREG%logic)(b_ready%sywREG%logic)(ar%sywREG%struct(0%cva6:_Pr0kIe9e3a%(id%sywREG%array(0%3%0%logic))(addr%sywREG%array(0%63%0%logic))(len%sywREG%array(0%7%0%logic))(size%sywREG%array(0%2%0%logic))(burst%sywREG%array(0%1%0%logic))(lock%sywREG%logic)(cache%sywREG%array(0%3%0%logic))(prot%sywREG%array(0%2%0%logic))(qos%sywREG%array(0%3%0%logic))(region%sywREG%array(0%3%0%logic))(user%sywREG%array(0%63%0%logic))))(ar_valid%sywREG%logic)(r_ready%sywREG%logic))%vy5Chta",axi_rsp_t="struct(0%cva6:_Pr0tb6vC3a%(aw_ready%sywREG%logic)(ar_ready%sywREG%logic)(w_ready%sywREG%logic)(b_valid%sywREG%logic)(b%sywREG%struct(0%cva6:_Pr0TRCxz3a%(id%sywREG%array(0%3%0%logic))(resp%sywREG%array(0%1%0%logic))(user%sywREG%array(0%63%0%logic))))(r_valid%sywREG%logic)(r%sywREG%struct(0%cva6:_Pr0T6H7z3a%(id%sywREG%array(0%3%0%logic))(data%sywREG%array(0%63%0%logic))(resp%sywREG%array(0%1%0%logic))(last%sywREG%logic)(user%sywREG%array(0%63%0%logic)))))%Lz*MI1a"". (HDL-193)

Statistics for case statements in always block at line 119 in file
	'../../core/axi_shim.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    auto/auto     |
|           144            |    auto/auto     |
|           155            |    auto/auto     |
|           182            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine axi_shim_00000002_106242 line 286 in file
		'../../core/axi_shim.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wr_cnt_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wr_state_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (axi_shim_00000002_106242)
Information: Building the design 'popcount' instantiated from design 'popcount_1' with
	the parameters "INPUT_WIDTH=32'h00000020". (HDL-193)
Presto compilation completed successfully. (popcount_00000020)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h0,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000200000003000000010000000100000001@parray[31:0][0:4],FmtUnitTypes=10'h155@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h1,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000200000002000000020000000200000002@parray[31:0][0:4],FmtUnitTypes=10'h2aa@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h2,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000100000001000000010000000100000001@parray[31:0][0:4],FmtUnitTypes=10'h155@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv:102: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242)
Information: Building the design 'fpnew_opgroup_block' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "OpGroup=2'h3,Width=32'h00000040,EnableVectors=1'h0,FpFmtMask=5'h18,IntFmtMask=4'h3,FmtPipeRegs=160'h0000000200000002000000020000000200000002@parray[31:0][0:4],FmtUnitTypes=10'h2aa@parray[1:0][0:4],PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:490: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_top_00000020383_781242' with
	the parameters "NumIn=32'h00000004,DataType="struct(0%fpnew_top_00000020383_781242:_Pr0oolM1Si%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(tag%sywREG%array(0%2%0%logic)))%ZJaU2Bd",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000004_1_895242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000004_1_895242)
Information: Building the design 'tlb' instantiated from design 'mmu_00000010_00000010_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,TLB_ENTRIES=32'h00000010,ASID_WIDTH=32'h00000010". (HDL-193)
Warning:  ../../core/mmu_sv39/tlb.sv:193: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/mmu_sv39/tlb.sv:190: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/mmu_sv39/tlb.sv:221: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/mmu_sv39/tlb.sv:218: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine tlb_00000010_00000010_864949 line 236 in file
		'../../core/mmu_sv39/tlb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   plru_tree_q_reg   | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   plru_tree_q_reg   | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     tags_q_reg      | Flip-flop |  736  |  Y  | N  | Y  | N  | N  | N  | N  |
|    content_q_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (tlb_00000010_00000010_864949)
Information: Building the design 'ptw' instantiated from design 'mmu_00000010_00000010_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,ASID_WIDTH=32'h00000010". (HDL-193)

Statistics for case statements in always block at line 186 in file
	'../../core/mmu_sv39/ptw.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           210            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ptw_00000010_864949 line 382 in file
		'../../core/mmu_sv39/ptw.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   data_rvalid_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_q_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  is_instr_ptw_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ptw_lvl_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    tag_valid_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| tlb_update_asid_q_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      vaddr_q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ptw_pptr_q_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
| global_mapping_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   data_rdata_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (ptw_00000010_864949)
Information: Building the design 'pmp' instantiated from design 'mmu_00000010_00000010_00000010_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,PLEN=56,PMP_LEN=54,NR_ENTRIES=32'h00000008". (HDL-193)
Warning:  ../../core/pmp/src/pmp.sv:35: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/pmp/src/pmp.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../core/pmp/src/pmp.sv:68: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (pmp_56_54_00000008_864949)
Information: Building the design 'store_buffer' instantiated from design 'store_unit__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)

Inferred memory devices in process
	in routine store_buffer__864949 line 235 in file
		'../../core/store_buffer.sv'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
|  speculative_status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     speculative_queue_q_reg     | Flip-flop |  524  |  Y  | N  | Y  | N  | N  | N  | N  |
| speculative_read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| speculative_write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
	in routine store_buffer__864949 line 250 in file
		'../../core/store_buffer.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|  commit_status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     commit_queue_q_reg     | Flip-flop |  524  |  Y  | N  | Y  | N  | N  | N  | N  |
| commit_read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| commit_write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| store_buffer__864949/142 |   4    |   12    |      2       |
| store_buffer__864949/144 |   4    |   44    |      2       |
| store_buffer__864949/147 |   4    |   64    |      2       |
| store_buffer__864949/148 |   4    |    8    |      2       |
| store_buffer__864949/149 |   4    |    2    |      2       |
| store_buffer__864949/151 |   4    |   56    |      2       |
| store_buffer__864949/170 |   4    |    1    |      2       |
| store_buffer__864949/185 |   4    |   131   |      2       |
==============================================================
Presto compilation completed successfully. (store_buffer__864949)
Information: Building the design 'amo_buffer' instantiated from design 'store_unit__864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e". (HDL-193)
Presto compilation completed successfully. (amo_buffer__864949)
Information: Building the design 'lzc' instantiated from design 'load_unit__864949' with
	the parameters "WIDTH=32'h00000002,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000002_0)
Information: Building the design 'tc_sram_wrapper' instantiated from design 'sram_0000002d_256' with
	the parameters "NumWords=256,DataWidth=64,ByteWidth=32'h00000008,NumPorts=32'h00000001,Latency=32'h00000001,SimInit="none",PrintSimCfg=1'h0". (HDL-193)
Warning:  ../../common/local/util/tc_sram_wrapper.sv:19: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (tc_sram_wrapper_256_64_00000008_00000001_00000001_none_0)
Information: Building the design 'lzc' instantiated from design 'wt_dcache_missunit_1_00000004_864949' with
	the parameters "WIDTH=32'h00000008". (HDL-193)
Presto compilation completed successfully. (lzc_00000008)
Information: Building the design 'lfsr' instantiated from design 'wt_dcache_missunit_1_00000004_864949' with
	the parameters "LfsrWidth=8,OutWidth=3". (HDL-193)

Inferred memory devices in process
	in routine lfsr line 239 in file
		'../../vendor/pulp-platform/common_cells/src/lfsr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lfsr_q_reg      | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr)
Information: Building the design 'exp_backoff' instantiated from design 'wt_dcache_missunit_1_00000004_864949' with
	the parameters "Seed=3,MaxExp=16". (HDL-193)

Inferred memory devices in process
	in routine exp_backoff line 68 in file
		'../../vendor/pulp-platform/common_cells/src/exp_backoff.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_q_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     lfsr_q_reg      | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|     lfsr_q_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mask_q_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (exp_backoff)
Information: Building the design 'fifo_v3' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "FALL_THROUGH=1'h0,DATA_WIDTH=2,DEPTH=4". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3_0_2_4 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3_0_2_4 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| fifo_v3_0_2_4/80 |   4    |    2    |      2       |
======================================================
Presto compilation completed successfully. (fifo_v3_0_2_4)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "NumIn=4,LockIn=1'h1,DataWidth=1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_4_1_1 line 159 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.lock_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_4_1_1 line 188 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.req_q_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_4_1_1 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_4_1_1)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "NumIn=32'h00000008,LockIn=1'h1,DataType="struct(0%wt_cache_pkg:_Pr0GpOjpRa%(wtag%sywREG%array(0%52%0%logic))(data%sywREG%array(0%63%0%logic))(user%sywREG%array(0%63%0%logic))(dirty%sywREG%array(0%7%0%logic))(valid%sywREG%array(0%7%0%logic))(txblock%sywREG%array(0%7%0%logic))(checked%sywREG%logic)(hit_oh%sywREG%array(0%7%0%logic)))%t#LAESa"". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000008_1_913242 line 159 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
======================================================================================================
|               Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.lock_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_00000008_1_913242 line 188 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| gen_arbiter.gen_int_rr.gen_lock.req_q_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine rr_arb_tree_00000008_1_913242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000008_1_913242)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_wbuffer__864949' with
	the parameters "NumIn=32'h00000008,DataType="struct(0%wt_cache_pkg:_Pr0GpOjpRa%(wtag%sywREG%array(0%52%0%logic))(data%sywREG%array(0%63%0%logic))(user%sywREG%array(0%63%0%logic))(dirty%sywREG%array(0%7%0%logic))(valid%sywREG%array(0%7%0%logic))(txblock%sywREG%array(0%7%0%logic))(checked%sywREG%logic)(hit_oh%sywREG%array(0%7%0%logic)))%t#LAESa"". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000008_913242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000008_913242)
Information: Building the design 'rr_arb_tree' instantiated from design 'wt_dcache_mem_00000004_864949' with
	the parameters "NumIn=32'h00000004,DataWidth=1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000004_1 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000004_1)
Information: Building the design 'sram' instantiated from design 'wt_dcache_mem_00000004_864949' with
	the parameters "USER_WIDTH=32'h00000200,DATA_WIDTH=32'h00000200,USER_EN=0,NUM_WORDS=256". (HDL-193)
Warning:  ../../common/local/util/sram.sv:64: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (sram_00000200_00000200_0_256)
Information: Building the design 'popcount' instantiated from design 'popcount_00000020' with
	the parameters "INPUT_WIDTH=32'h00000010". (HDL-193)
Presto compilation completed successfully. (popcount_00000010)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242' with
	the parameters "OpGroup=2'h0,FpFormat=3'h0,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242' with
	the parameters "OpGroup=2'h0,FpFormat=3'h1,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000003,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%BcWna0a",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_443242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_443242)
Information: Building the design 'fpnew_opgroup_multifmt_slice' instantiated from design 'fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "OpGroup=2'h1,Width=32'h00000040,FpFmtConfig=5'h18,IntFmtConfig=4'h3,EnableVectors=1'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:332: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:366: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:374: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Statistics for MUX_OPs
==========================================================================================================
|                           block name/line                            | Inputs | Outputs | # sel inputs |
==========================================================================================================
| fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242/429 |   4    |   64    |      2       |
==========================================================================================================
Presto compilation completed successfully. (fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%5sLTz$d",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_756242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_756242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242' with
	the parameters "OpGroup=2'h2,FpFormat=3'h0,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242)
Information: Building the design 'fpnew_opgroup_fmt_slice' instantiated from design 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242' with
	the parameters "OpGroup=2'h2,FpFormat=3'h1,Width=32'h00000040,EnableVectors=1'h0,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",TrueSIMDClass=32'h00000000". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv:259: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Presto compilation completed successfully. (fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%f0DNVv&",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_663242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_663242)
Information: Building the design 'fpnew_opgroup_multifmt_slice' instantiated from design 'fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "OpGroup=2'h3,Width=32'h00000040,FpFmtConfig=5'h18,IntFmtConfig=4'h3,EnableVectors=1'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:332: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:350: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:366: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:374: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:394: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:385: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 180 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 line 402 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'.
============================================================================================
|          Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
============================================================================================
| target_regs.byp_pipe_valid_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | Y  | N  | N  |
============================================================================================

Inferred memory devices in process
	in routine fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 line 406 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
| target_regs.byp_pipe_target_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
=============================================================================================

Inferred memory devices in process
	in routine fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242 line 407 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| target_regs.byp_pipe_aux_q_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
==========================================================================================================
|                           block name/line                            | Inputs | Outputs | # sel inputs |
==========================================================================================================
| fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242/429 |   4    |   64    |      2       |
==========================================================================================================
Presto compilation completed successfully. (fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242)
Information: Building the design 'rr_arb_tree' instantiated from design 'fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242' with
	the parameters "NumIn=32'h00000005,DataType="struct(0%fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242:_Pr0OISFDMa%(result%sywREG%array(0%63%0%logic))(status%sywREG%struct(0%fpnew_pkg:_Pr01Lyh25i%(NV%sywREG%logic)(DZ%sywREG%logic)(OF%sywREG%logic)(UF%sywREG%logic)(NX%sywREG%logic)))(ext_bit%sywREG%logic)(tag%sywREG%array(0%2%0%logic)))%fU7J9I&",AxiVldRdy=1'h1". (HDL-193)
Warning:  ../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:208: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arb_tree_00000005_1_944242 line 239 in file
		'../../vendor/pulp-platform/common_cells/src/rr_arb_tree.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| gen_arbiter.rr_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (rr_arb_tree_00000005_1_944242)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000004_1_895242' with
	the parameters "WIDTH=32'h00000004,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000004_0)
Information: Building the design 'pmp_entry' instantiated from design 'pmp_56_54_00000008_864949' with
	the parameters "CVA6Cfg=6936'h0000000200000040000000400000000400000040000000028b7c000000800000000040000000ac000000000000200000000000000020200000000800000080000002000000000000000000000000200000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000040000000000000000400000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000001e,PLEN=32'h00000038,PMP_LEN=32'h00000036". (HDL-193)
Warning:  ../../core/pmp/src/pmp_entry.sv:116: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 46 in file
	'../../core/pmp/src/pmp_entry.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================
Presto compilation completed successfully. (pmp_entry_00000038_00000036_864949)
Information: Building the design 'fifo_v3' instantiated from design 'amo_buffer__864949' with
	the parameters "DEPTH=1,dtype="struct(0%amo_buffer__864949:_Pr0gZIHsL_%(op%sywREG%enum(24%array(0%3%0%logic)%14%ariane_pkg:_Pr0DOpYkOd%cons(0%AMO_NONE%0000%cons(0%AMO_LR%0001%cons(0%AMO_SC%0010%cons(0%AMO_SWAP%0011%cons(0%AMO_ADD%0100%cons(0%AMO_AND%0101%cons(0%AMO_OR%0110%cons(0%AMO_XOR%0111%cons(0%AMO_MAX%1000%cons(0%AMO_MAXU%1001%cons(0%AMO_MIN%1010%cons(0%AMO_MINU%1011%cons(0%AMO_CAS1%1100%cons(0%AMO_CAS2%1101%null))))))))))))))))(paddr%sywREG%array(0%55%0%logic))(data%sywREG%array(0%63%0%logic))(size%sywREG%array(0%1%0%logic)))%s8#Bs3i"". (HDL-193)

Inferred memory devices in process
	in routine fifo_v3 line 134 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  status_cnt_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| read_pointer_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| write_pointer_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_v3 line 166 in file
		'../../vendor/pulp-platform/common_cells/src/fifo_v3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      mem_q_reg      | Flip-flop |  126  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_v3)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000008_1_913242' with
	the parameters "WIDTH=32'h00000008,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000008_0)
Information: Building the design 'popcount' instantiated from design 'popcount_00000010' with
	the parameters "INPUT_WIDTH=32'h00000008". (HDL-193)
Presto compilation completed successfully. (popcount_00000008)
Information: Building the design 'fpnew_fma' instantiated from design 'fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242' with
	the parameters "FpFormat=3'h0,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:128: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:443: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:661: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:424: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:425: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:426: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:473: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:474: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:475: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:591: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           193            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 136 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 140 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 141 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 142 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 143 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 144 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 145 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 146 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 147 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 451 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 455 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_eff_sub_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 456 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_prod_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 457 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_diff_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 458 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_tent_exp_q_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 459 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_add_shamt_q_reg | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 460 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_sticky_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 461 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_sum_q_reg  | Flip-flop |  76   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 462 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_final_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 463 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 464 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| mid_pipe_res_is_spec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 465 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_spec_res_q_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 466 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_spec_stat_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 467 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 468 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_0_00000002_3__logic_Z_1yB__465242 line 469 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_fma_0_00000002_3__logic_Z_1yB__465242)
Information: Building the design 'fpnew_fma' instantiated from design 'fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242' with
	the parameters "FpFormat=3'h1,NumPipeRegs=32'h00000003,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:128: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:443: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:661: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:424: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:425: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:426: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:473: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:474: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:475: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv:591: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 180 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           193            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 136 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 140 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 141 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 142 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 143 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 144 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 145 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 146 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 147 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 451 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 455 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_eff_sub_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 456 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_prod_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 457 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_exp_diff_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 458 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_tent_exp_q_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 459 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_add_shamt_q_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 460 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_sticky_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 461 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_sum_q_reg  | Flip-flop |  163  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 462 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_final_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 463 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 464 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| mid_pipe_res_is_spec_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 465 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_spec_res_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 466 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_spec_stat_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 467 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 468 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 469 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 669 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| out_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 673 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_result_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 674 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_status_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 675 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 676 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_fma_1_00000003_3__logic_Z_1yB__465242 line 677 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_fma.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_fma_1_00000003_3__logic_Z_1yB__465242)
Information: Building the design 'lzc' instantiated from design 'rr_arb_tree_00000005_1_443242' with
	the parameters "WIDTH=32'h00000005,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000005_0)
Information: Building the design 'fpnew_divsqrt_multi' instantiated from design 'fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242' with
	the parameters "FpFmtConfig=5'h18,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="array(0%4%0%logic)%kwshKW&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv:111: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv:337: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 146 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |    user/user     |
===============================================

Statistics for case statements in always block at line 196 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 119 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 123 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 124 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 125 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 126 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_dst_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 127 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 128 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 129 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 186 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   unit_done_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 256 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     state_q_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 265 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| result_is_fp8_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 266 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  result_tag_q_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 267 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  result_mask_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 268 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  result_aux_q_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 302 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  held_result_q_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 303 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  held_status_q_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 345 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| out_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 349 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_result_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 350 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_pipe_status_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 351 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 352 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_divsqrt_multi_18_00000002_3_417242 line 353 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_divsqrt_multi_18_00000002_3_417242)
Information: Building the design 'fpnew_noncomp' instantiated from design 'fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242' with
	the parameters "FpFormat=3'h0,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:113: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:381: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 184 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    user/user     |
===============================================

Statistics for case statements in always block at line 220 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    user/user     |
===============================================

Statistics for case statements in always block at line 255 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    user/user     |
===============================================

Statistics for case statements in always block at line 320 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           321            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 121 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 125 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 126 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 127 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 128 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 129 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 130 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 131 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242 line 132 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242)
Information: Building the design 'fpnew_noncomp' instantiated from design 'fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242' with
	the parameters "FpFormat=3'h1,NumPipeRegs=32'h00000001,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="logic%Z@1yB@&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:113: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv:381: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 184 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    user/user     |
===============================================

Statistics for case statements in always block at line 220 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |    user/user     |
===============================================

Statistics for case statements in always block at line 255 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           264            |    user/user     |
===============================================

Statistics for case statements in always block at line 320 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           321            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 121 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 125 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 126 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 127 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 128 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 129 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 130 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 131 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242 line 132 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242)
Information: Building the design 'fpnew_cast_multi' instantiated from design 'fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242' with
	the parameters "FpFmtConfig=5'h18,IntFmtConfig=4'h3,NumPipeRegs=32'h00000002,PipeConfig=2'h3,TagType="array(0%2%0%logic)%gbCkJgi",AuxType="array(0%4%0%logic)%kwshKW&"". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:359: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:143: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:366: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:764: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:215: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:218: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:261: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:263: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:286: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:346: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:348: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:397: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:399: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:441: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv:463: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv:94: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 427 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    user/user     |
===============================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 151 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| inp_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 155 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_operands_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 156 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_is_boxed_q_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 157 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| inp_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 158 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inp_pipe_op_q_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 159 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| inp_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 160 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_src_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 161 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_dst_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 162 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| inp_pipe_int_fmt_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 163 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 164 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 165 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inp_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 374 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mid_pipe_valid_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 378 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_input_sign_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 379 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_input_exp_q_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 380 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_input_mant_q_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 381 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_dest_exp_q_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 382 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_src_is_int_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 383 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| mid_pipe_dst_is_int_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 384 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_info_q_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 385 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| mid_pipe_mant_zero_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 386 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| mid_pipe_op_mod_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 387 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| mid_pipe_rnd_mode_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 388 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_src_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 389 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_dst_fmt_q_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 390 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| mid_pipe_int_fmt_q_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 391 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_tag_q_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 392 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_mask_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fpnew_cast_multi_18_3_00000002_3_417242 line 393 in file
		'../../vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mid_pipe_aux_q_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================================
|              block name/line                | Inputs | Outputs | # sel inputs |
=================================================================================
| fpnew_cast_multi_18_3_00000002_3_417242/245 |   4    |   64    |      2       |
| fpnew_cast_multi_18_3_00000002_3_417242/544 |   4    |   128   |      2       |
| fpnew_cast_multi_18_3_00000002_3_417242/612 |   4    |    1    |      2       |
=================================================================================
Presto compilation completed successfully. (fpnew_cast_multi_18_3_00000002_3_417242)
Information: Building the design 'lzc' instantiated from design 'pmp_entry_00000038_00000036_864949' with
	the parameters "WIDTH=32'h00000038,MODE=1'h0". (HDL-193)
Presto compilation completed successfully. (lzc_00000038_0)
Information: Building the design 'popcount' instantiated from design 'popcount_00000008' with
	the parameters "INPUT_WIDTH=32'h00000004". (HDL-193)
Presto compilation completed successfully. (popcount_00000004)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h0,NumOperands=3". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_3)
Information: Building the design 'lzc' instantiated from design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242' with
	the parameters "WIDTH=32'h00000033,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc_00000033_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242' with
	the parameters "AbsWidth=32'h0000001f". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    user/user     |
|            48            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_0000001f)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h1,NumOperands=3". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_1_3)
Information: Building the design 'lzc' instantiated from design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242' with
	the parameters "WIDTH=32'h0000006d,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc_0000006d_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242' with
	the parameters "AbsWidth=32'h0000003f". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    user/user     |
|            48            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_0000003f)
Information: Building the design 'div_sqrt_top_mvp'. (HDL-193)
Presto compilation completed successfully. (div_sqrt_top_mvp)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h0,NumOperands=2". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_2)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242' with
	the parameters "FpFormat=3'h1,NumOperands=2". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_1_2)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_cast_multi_18_3_00000002_3_417242' with
	the parameters "FpFormat=3'h0,NumOperands=1". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_0_1)
Information: Building the design 'fpnew_classifier' instantiated from design 'fpnew_cast_multi_18_3_00000002_3_417242' with
	the parameters "FpFormat=3'h1,NumOperands=1". (HDL-193)
Presto compilation completed successfully. (fpnew_classifier_1_1)
Information: Building the design 'fpnew_rounding' instantiated from design 'fpnew_cast_multi_18_3_00000002_3_417242' with
	the parameters "AbsWidth=32'h00000040". (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45 in file
	'../../vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    user/user     |
|            48            |    user/user     |
===============================================
Presto compilation completed successfully. (fpnew_rounding_00000040)
Information: Building the design 'preprocess_mvp'. (HDL-193)

Statistics for case statements in always block at line 88 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 166 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine preprocess_mvp line 219 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     SNaN_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Zero_a_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Zero_b_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Inf_a_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Inf_b_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    NaN_a_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    NaN_b_SP_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 250 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| Special_case_dly_SBO_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 287 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Sign_z_DP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 310 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      RM_DP_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 339 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Mant_a_norm_DP_reg  | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 354 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Exp_a_norm_DP_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 380 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Mant_b_norm_DP_reg  | Flip-flop |  53   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine preprocess_mvp line 395 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Exp_b_norm_DP_reg  | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (preprocess_mvp)
Information: Building the design 'nrbd_nrsc_mvp'. (HDL-193)
Presto compilation completed successfully. (nrbd_nrsc_mvp)
Information: Building the design 'norm_div_sqrt_mvp'. (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:95: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:98: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:100: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:106: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:236: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:262: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:298: signed to unsigned part selection occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:341: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 403 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           406            |    auto/auto     |
===============================================
Presto compilation completed successfully. (norm_div_sqrt_mvp)
Information: Building the design 'lzc' instantiated from design 'preprocess_mvp' with
	the parameters "WIDTH=53,MODE=1". (HDL-193)
Presto compilation completed successfully. (lzc)
Information: Building the design 'control_mvp'. (HDL-193)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2342: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:180: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:232: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:444: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1023: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1393: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1982: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2375: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2382: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2396: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2425: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2432: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2446: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3368: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3373: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3378: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3383: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 176 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    auto/auto     |
|           289            |    auto/auto     |
|           326            |    auto/auto     |
|           403            |    auto/auto     |
|           424            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 848 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           850            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1020 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1714           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3033 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3035           |    auto/auto     |
|           3038           |    auto/auto     |
|           3076           |    auto/auto     |
|           3154           |    auto/auto     |
|           3177           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3363 in file
	'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3365           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine control_mvp line 123 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Format_sel_S_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 151 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Precision_ctl_S_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 505 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Div_start_dly_S_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 523 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Div_enable_SO_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 539 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| Sqrt_start_dly_S_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine control_mvp line 556 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Sqrt_enable_SO_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 581 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Crtl_cnt_S_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 603 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Done_SO_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 633 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Ready_SO_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 2408 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| Partial_remainder_DP_reg | Flip-flop |  58   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine control_mvp line 2456 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Quotient_DP_reg   | Flip-flop |  57   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_mvp line 3399 in file
		'../../vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| Exp_result_prenorm_DP_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (control_mvp)
Information: Building the design 'iteration_div_sqrt_mvp' instantiated from design 'control_mvp' with
	the parameters "58". (HDL-193)
Presto compilation completed successfully. (iteration_div_sqrt_mvp)
1
uniquify
Information: Uniquified 6 instances of design 'control_reg_00000040'. (OPT-1056)
Information: Uniquified 2 instances of design 'generic_MISR_00000040'. (OPT-1056)
Information: Uniquified 2 instances of design 'instr_scan__864949'. (OPT-1056)
Information: Uniquified 33 instances of design 'popcount_00000002'. (OPT-1056)
Information: Uniquified 2 instances of design 'fifo_v3_00000004_546242'. (OPT-1056)
Information: Uniquified 64 instances of design 'rr_arb_tree_00000009_1_1_427242'. (OPT-1056)
Information: Uniquified 3 instances of design 'rr_arb_tree_0000000d_64_1_1'. (OPT-1056)
Information: Uniquified 4 instances of design 'lzc_1'. (OPT-1056)
Information: Uniquified 3 instances of design 'lzc_00000004'. (OPT-1056)
Information: Uniquified 12 instances of design 'sram_0000002d_256'. (OPT-1056)
Information: Uniquified 4 instances of design 'sram_00000080_00000080_0_256'. (OPT-1056)
Information: Uniquified 2 instances of design 'wt_dcache_ctrl_1_864949'. (OPT-1056)
Information: Uniquified 3 instances of design 'fifo_v3_00000002_00000004'. (OPT-1056)
Information: Uniquified 2 instances of design 'popcount_00000020'. (OPT-1056)
Information: Uniquified 2 instances of design 'tlb_00000010_00000010_864949'. (OPT-1056)
Information: Uniquified 3 instances of design 'pmp_56_54_00000008_864949'. (OPT-1056)
Information: Uniquified 3 instances of design 'lzc_00000002_0_1'. (OPT-1056)
Information: Uniquified 6 instances of design 'lzc_00000008'. (OPT-1056)
Information: Uniquified 2 instances of design 'sram_00000200_00000200_0_256'. (OPT-1056)
Information: Uniquified 4 instances of design 'popcount_00000010'. (OPT-1056)
Information: Uniquified 6 instances of design 'lzc_00000004_0'. (OPT-1056)
Information: Uniquified 24 instances of design 'pmp_entry_00000038_00000036_864949'. (OPT-1056)
Information: Uniquified 4 instances of design 'lzc_00000008_0'. (OPT-1056)
Information: Uniquified 8 instances of design 'popcount_00000008'. (OPT-1056)
Information: Uniquified 8 instances of design 'lzc_00000005_0'. (OPT-1056)
Information: Uniquified 24 instances of design 'lzc_00000038_0'. (OPT-1056)
Information: Uniquified 16 instances of design 'popcount_00000004'. (OPT-1056)
Information: Uniquified 2 instances of design 'lzc_3'. (OPT-1056)
Information: Uniquified 3 instances of design 'iteration_div_sqrt_mvp_1'. (OPT-1056)
1
link

  Linking design 'cva6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (362 designs)             /home/s322461/project/cva6_assignments/pd/synth/cva6.db, etc
  NangateOpenCellLibrary (library) /home/s322461/project/cva6_assignments/pd/synth/tech/NangateOpenCellLibrary_typical_ccs_scan.db
  dw_foundation.sldb (library) /eda/synopsys/2022-23/RHELx86/SYN_2022.12/libraries/syn/dw_foundation.sldb

1
create_clock [get_ports $clk_port] -name $clk_name -period $clk_period
1
#set_dont_touch to keep sram as black boxes
set_dont_touch gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[*].i_tag_sram
1
set_dont_touch gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[*].i_data_sram
1
set_dont_touch gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[*].data_sram
1
set_dont_touch gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[*].tag_sram
1
write -hierarchy -format ddc -output ${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file 'cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan.elab.ddc'.
1
change_name -rule verilog -hier
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#constraint the timing to and from the sram black boxes
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_input_delay -clock main_clk -max $input_delay gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/gen_cut_*__i_tc_sram_wrapper/rdata_o[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
set_output_delay $output_delay -max -clock main_clk gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/gen_cut_*__i_tc_sram_wrapper/addr_i[*]
1
# Check the current design for consistency
check_design -summary > ${DCRM_CHECK_DESIGN_REPORT}
compile_ultra -no_boundary_optimization
Information: Auto ungrouping of the design is disabled because the '-no_boundary_optimization' is used. (OPT-1316)
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: Use of power_opto_extra_high_dynamic_power_effort is not recommended. This variable is obsolete and has no impact on optimization. It will be removed in a future release. (PWR-890)
Warning: Low power placement will not be performed because DCG has not been enabled.  (PWR-891)
Warning: Low power placement will not be performed because dynamic power optimization has not been enabled. (PWR-892)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.0 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -no_boundary_optimization                                           |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 106335                                 |
| Number of User Hierarchies                              | 359                                    |
| Sequential Cell Count                                   | 30427                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 19336                                  |
| Number of Dont Touch Nets                               | 6426                                   |
| Number of Size Only Cells                               | 36                                     |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 59480 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'cva6'
Information: The register 'csr_regfile_i/acc_cons_q_reg_0_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_3_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_4_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_5_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_6_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_7_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_8_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_9_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_10_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_11_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_12_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_13_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_14_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_15_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_16_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_17_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_18_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_19_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_20_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_21_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_22_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_23_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_24_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_25_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_26_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_27_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_28_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_29_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_30_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_31_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_32_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_33_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_34_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_35_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_36_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_37_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_38_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_39_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_40_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_41_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_42_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_43_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_44_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_45_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_46_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_47_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_48_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_49_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_50_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_51_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_52_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_53_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_54_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_55_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_56_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_57_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_58_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_59_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_60_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_61_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_62_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/acc_cons_q_reg_63_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__15_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__16_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__17_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__18_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__19_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__20_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__21_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__22_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__23_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__24_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__25_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__26_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__27_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__28_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__29_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__30_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/fcsr_q_reg_reserved__31_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_0_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_1_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_2_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_3_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_4_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_5_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_6_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_7_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_8_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_9_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_10_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_11_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_12_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_13_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_14_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_15_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_16_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_17_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_18_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_19_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_20_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_21_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_22_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_23_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_24_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_25_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_26_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_27_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_28_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_29_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_30_' will be removed. (OPT-1207)
Information: The register 'csr_regfile_i/i_reg4_31_' will be removed. (OPT-1207)
Information: The register 'controller_i/fence_active_q_reg' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_0_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_1_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_2_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_3_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_4_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_5_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_6_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_7_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_8_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_9_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_10_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_11_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_12_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_13_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_14_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_15_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_16_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_17_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_18_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_19_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_20_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_21_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_22_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_23_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_24_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_25_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_26_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_27_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_28_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_29_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_30_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/i_reg3_31_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_0_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_1_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_2_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_3_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_4_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_5_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_6_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_7_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_8_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_9_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_10_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_11_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_12_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_13_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_14_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_15_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_16_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_17_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_18_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_19_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_20_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_21_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_22_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_23_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_24_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_25_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_26_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_27_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_28_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_29_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_30_' will be removed. (OPT-1207)
Information: The register 'i_frontend/btb_gen_i_btb/j_reg2_31_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_0_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_1_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_2_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_3_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_4_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_5_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_6_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_7_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_8_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_9_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_10_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_11_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_12_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_13_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_14_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_15_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_16_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_17_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_18_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_19_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_20_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_21_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_22_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_23_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_24_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_25_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_26_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_27_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_28_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_29_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_30_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/i_reg3_31_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_0_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_1_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_2_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_3_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_4_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_5_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_6_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_7_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_8_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_9_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_10_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_11_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_12_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_13_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_14_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_15_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_16_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_17_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_18_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_19_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_20_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_21_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_22_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_23_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_24_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_25_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_26_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_27_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_28_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_29_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_30_' will be removed. (OPT-1207)
Information: The register 'i_frontend/bht_gen_i_bht/j_reg2_31_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_0_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_1_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_2_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_3_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_4_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_5_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_6_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_7_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_8_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_9_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_10_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_11_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_12_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_13_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_14_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_15_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_16_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_17_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_18_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_19_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_20_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_21_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_22_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_23_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_24_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_25_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_26_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_27_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_28_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_29_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_30_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/j_reg2_31_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_0_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_1_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_2_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_3_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_4_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_5_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_6_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_7_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_8_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_9_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_10_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_11_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_12_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_13_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_14_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_15_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_16_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_17_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_18_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_19_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_20_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_21_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_22_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_23_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_24_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_25_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_26_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_27_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_28_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_29_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_30_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile/i_reg2_31_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_0_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_1_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_2_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_3_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_4_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_5_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_6_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_7_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_8_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_9_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_10_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_11_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_12_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_13_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_14_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_15_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_16_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_17_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_18_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_19_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_20_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_21_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_22_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_23_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_24_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_25_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_26_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_27_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_28_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_29_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_30_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/j_reg2_31_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_0_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_1_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_2_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_3_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_4_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_5_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_6_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_7_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_8_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_9_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_10_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_11_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_12_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_13_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_14_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_15_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_16_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_17_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_18_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_19_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_20_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_21_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_22_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_23_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_24_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_25_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_26_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_27_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_28_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_29_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_30_' will be removed. (OPT-1207)
Information: The register 'issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile/i_reg2_31_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_v_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_r_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_x_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_g_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_a_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_rsw__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_rsw__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__3_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__4_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__5_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__6_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__7_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__8_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/dtlb_pte_q_reg_reserved__9_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_rdrd_collision_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_id__1_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_id__0_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__7_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__6_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__5_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__4_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__3_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__2_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__1_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_vld_bits__0_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_size__2_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_size__1_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/mshr_q_reg_size__0_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_off_q_reg_0_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_off_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/bank_off_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_15_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_16_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_17_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_18_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_19_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_20_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_21_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_22_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_23_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_24_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_25_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_26_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_27_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_28_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_itlb/plru_tree_q_reg_29_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_aux_q_reg_2__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_aux_q_reg_2__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_aux_q_reg_2__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__63_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__62_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__61_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__60_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__59_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__58_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__57_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__56_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__55_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__54_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__53_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__52_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__51_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__50_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__49_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__48_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__47_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__46_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__45_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__44_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__43_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__42_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__41_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__40_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__39_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__38_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__37_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__36_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__35_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__34_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__33_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__32_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__31_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__30_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__29_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__28_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__27_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__26_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__25_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__24_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__23_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__22_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__21_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__20_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__19_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__18_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__17_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__16_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__15_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__14_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__13_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__12_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__11_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__10_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__9_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__8_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__7_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__6_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__5_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__4_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__3_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_2__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_aux_q_reg_1__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_aux_q_reg_1__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_aux_q_reg_1__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__63_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__62_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__61_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__60_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__59_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__58_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__57_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__56_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__55_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__54_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__53_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__52_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__51_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__50_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__49_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__48_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__47_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__46_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__45_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__44_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__43_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__42_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__41_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__40_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__39_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__38_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__37_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__36_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__35_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__34_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__33_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__32_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__31_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__30_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__29_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__28_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__27_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__26_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__25_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__24_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__23_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__22_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__21_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__20_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__19_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__18_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__17_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__16_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__15_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__14_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__13_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__12_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__11_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__10_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__9_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__8_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__7_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__6_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__5_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__4_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__3_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/target_regs_byp_pipe_target_q_reg_1__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/mid_pipe_src_fmt_q_reg_1__0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/mid_pipe_src_fmt_q_reg_1__1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/mid_pipe_src_fmt_q_reg_1__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/mid_pipe_info_q_reg_1__is_quiet_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/mid_pipe_info_q_reg_1__is_subnormal_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/mid_pipe_info_q_reg_1__is_normal_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/inp_pipe_is_boxed_q_reg_1__2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/inp_pipe_is_boxed_q_reg_1__3_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_3__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_cast_multi/inp_pipe_is_boxed_q_reg_1__4_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_15_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_16_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_17_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_18_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_19_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_20_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_21_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_22_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_23_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_24_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_25_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_26_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_27_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_28_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_dtlb/plru_tree_q_reg_29_' will be removed. (OPT-1207)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'scoreboard_1_00000008_285242'
Information: Added key list 'DesignWare' to design 'scoreboard_1_00000008_285242'. (DDB-72)
 Implement Synthetic for 'scoreboard_1_00000008_285242'.
Information: The register 'mem_q_reg_7__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_7__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_7__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_6__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_6__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_6__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_5__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_5__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_5__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_4__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_4__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_4__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_3__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_3__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_3__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_1__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_1__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_1__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_2__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_2__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_2__sbe__trans_id__0_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_0__sbe__trans_id__2_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_0__sbe__trans_id__1_' will be removed. (OPT-1207)
Information: The register 'mem_q_reg_0__sbe__trans_id__0_' will be removed. (OPT-1207)
  Processing 'csr_regfile_16_00000006_864949'
Information: Added key list 'DesignWare' to design 'csr_regfile_16_00000006_864949'. (DDB-72)
Information: The register 'pmpaddr_q_reg_8__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_8__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_9__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_10__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_11__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_12__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_13__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_14__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpaddr_q_reg_15__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_8__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_9__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_10__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_11__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_12__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_13__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_14__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__access_type__r_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__access_type__w_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__access_type__x_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__addr_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__addr_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_15__locked_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_11_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_16_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_18_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_23_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_24_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_25_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_26_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_27_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_28_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_29_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_30_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_31_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'mideleg_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_9_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_11_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_16_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_18_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_23_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_24_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_25_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_26_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_27_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_28_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_29_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_30_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_31_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'medeleg_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_16_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_18_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_23_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_24_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_25_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_26_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_27_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_28_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_29_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_30_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_31_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'mip_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_uxl__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_sxl__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_xdebugver__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_xdebugver__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_xdebugver__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_xdebugver__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_stopcount_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_stoptime_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcsr_q_reg_nmip_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri3__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_xs__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_xs__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_vs__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_vs__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_ube_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg_wpri0_' is a constant and will be removed. (OPT-1206)
Information: The register 'stvec_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'scounteren_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcounteren_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mcountinhibit_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_31_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_30_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_29_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_28_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_27_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_26_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_25_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_24_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_23_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_18_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_16_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_11_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_9_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_31_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_30_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_29_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_28_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_27_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_26_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_25_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_24_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_23_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_18_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_16_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_11_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_9_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'icache_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_63_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_62_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_61_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_60_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_59_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_58_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_57_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_7__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_7__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_56_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_55_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_54_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_53_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_52_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_51_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_50_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_49_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_6__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_6__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_48_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_47_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_46_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_45_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_44_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_43_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_5__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_5__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_40_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_39_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_38_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_37_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_36_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_35_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_34_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_33_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_4__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_4__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_31_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_30_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_29_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_28_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_27_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_26_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_25_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_3__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_3__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_24_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_23_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_22_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_21_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_20_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_19_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_18_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_17_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_2__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_2__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_16_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_15_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_14_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_13_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_12_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_10_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_1__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_1__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_0__reserved__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'pmpcfg_q_reg_0__reserved__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mie_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: In design 'csr_regfile_16_00000006_864949', the register 'mstatus_q_reg_uxl__1_' is removed because it is merged to 'mstatus_q_reg_sxl__1_'. (OPT-1215)
Information: In design 'csr_regfile_16_00000006_864949', the register 'mstatus_q_reg_sxl__1_' is removed because it is merged to 'mtvec_rst_load_q_reg'. (OPT-1215)
 Implement Synthetic for 'csr_regfile_16_00000006_864949'.
  Processing 'wt_dcache_wbuffer__864949'
Information: Added key list 'DesignWare' to design 'wt_dcache_wbuffer__864949'. (DDB-72)
Information: The register 'rd_tag_q_reg_41_' is a constant and will be removed. (OPT-1206)
Information: The register 'rd_tag_q_reg_42_' is a constant and will be removed. (OPT-1206)
Information: The register 'rd_tag_q_reg_43_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'wt_dcache_wbuffer__864949'.
  Processing 'tlb_00000010_00000010_864949_0'
Information: Added key list 'DesignWare' to design 'tlb_00000010_00000010_864949_0'. (DDB-72)
  Processing 'tlb_00000010_00000010_864949_1'
Information: Added key list 'DesignWare' to design 'tlb_00000010_00000010_864949_1'. (DDB-72)
  Processing 'ariane_regfile_00000040_3_0_864949'
  Processing 'ariane_regfile_64_00000002_1_864949'
Information: The register 'mem_reg_0__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg_0__63_' is a constant and will be removed. (OPT-1206)
  Processing 'cva6'
Information: Added key list 'DesignWare' to design 'cva6'. (DDB-72)
  Processing 'control_mvp'
Information: Added key list 'DesignWare' to design 'control_mvp'. (DDB-72)
Information: The register 'precision_ctl_s_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'precision_ctl_s_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'precision_ctl_s_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'precision_ctl_s_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'precision_ctl_s_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'precision_ctl_s_reg_5_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'control_mvp'.
  Processing 'btb_00000020_864949'
  Processing 'wt_dcache_mem_00000004_864949'
Information: Added key list 'DesignWare' to design 'wt_dcache_mem_00000004_864949'. (DDB-72)
  Processing 'issue_read_operands__285242'
Information: Added key list 'DesignWare' to design 'issue_read_operands__285242'. (DDB-72)
  Processing 'wt_cache_subsystem_4_106242'
  Processing 'compressed_decoder__864949'
  Processing 'pmp_entry_00000038_00000036_864949_8'
Information: Added key list 'DesignWare' to design 'pmp_entry_00000038_00000036_864949_8'. (DDB-72)
 Implement Synthetic for 'pmp_entry_00000038_00000036_864949_8'.
Information: Performing operand isolation on design 'pmp_entry_00000038_00000036_864949_8'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'fpnew_classifier_0_3'
  Processing 'rr_arb_tree_00000009_1_1_427242_0'
  Processing 'multiplier__864949'
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_63_' is removed because it is merged to 'clmul_q_reg_0_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_62_' is removed because it is merged to 'clmul_q_reg_1_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_61_' is removed because it is merged to 'clmul_q_reg_2_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_60_' is removed because it is merged to 'clmul_q_reg_3_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_59_' is removed because it is merged to 'clmul_q_reg_4_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_58_' is removed because it is merged to 'clmul_q_reg_5_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_57_' is removed because it is merged to 'clmul_q_reg_6_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_56_' is removed because it is merged to 'clmul_q_reg_7_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_55_' is removed because it is merged to 'clmul_q_reg_8_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_54_' is removed because it is merged to 'clmul_q_reg_9_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_53_' is removed because it is merged to 'clmul_q_reg_10_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_52_' is removed because it is merged to 'clmul_q_reg_11_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_51_' is removed because it is merged to 'clmul_q_reg_12_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_50_' is removed because it is merged to 'clmul_q_reg_13_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_49_' is removed because it is merged to 'clmul_q_reg_14_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_48_' is removed because it is merged to 'clmul_q_reg_15_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_47_' is removed because it is merged to 'clmul_q_reg_16_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_46_' is removed because it is merged to 'clmul_q_reg_17_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_45_' is removed because it is merged to 'clmul_q_reg_18_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_44_' is removed because it is merged to 'clmul_q_reg_19_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_43_' is removed because it is merged to 'clmul_q_reg_20_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_42_' is removed because it is merged to 'clmul_q_reg_21_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_41_' is removed because it is merged to 'clmul_q_reg_22_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_40_' is removed because it is merged to 'clmul_q_reg_23_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_39_' is removed because it is merged to 'clmul_q_reg_24_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_38_' is removed because it is merged to 'clmul_q_reg_25_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_37_' is removed because it is merged to 'clmul_q_reg_26_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_36_' is removed because it is merged to 'clmul_q_reg_27_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_35_' is removed because it is merged to 'clmul_q_reg_28_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_34_' is removed because it is merged to 'clmul_q_reg_29_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_33_' is removed because it is merged to 'clmul_q_reg_30_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_32_' is removed because it is merged to 'clmul_q_reg_31_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_31_' is removed because it is merged to 'clmul_q_reg_32_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_30_' is removed because it is merged to 'clmul_q_reg_33_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_29_' is removed because it is merged to 'clmul_q_reg_34_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_28_' is removed because it is merged to 'clmul_q_reg_35_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_27_' is removed because it is merged to 'clmul_q_reg_36_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_26_' is removed because it is merged to 'clmul_q_reg_37_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_25_' is removed because it is merged to 'clmul_q_reg_38_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_24_' is removed because it is merged to 'clmul_q_reg_39_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_23_' is removed because it is merged to 'clmul_q_reg_40_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_22_' is removed because it is merged to 'clmul_q_reg_41_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_21_' is removed because it is merged to 'clmul_q_reg_42_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_20_' is removed because it is merged to 'clmul_q_reg_43_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_19_' is removed because it is merged to 'clmul_q_reg_44_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_18_' is removed because it is merged to 'clmul_q_reg_45_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_17_' is removed because it is merged to 'clmul_q_reg_46_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_16_' is removed because it is merged to 'clmul_q_reg_47_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_15_' is removed because it is merged to 'clmul_q_reg_48_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_14_' is removed because it is merged to 'clmul_q_reg_49_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_13_' is removed because it is merged to 'clmul_q_reg_50_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_12_' is removed because it is merged to 'clmul_q_reg_51_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_11_' is removed because it is merged to 'clmul_q_reg_52_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_10_' is removed because it is merged to 'clmul_q_reg_53_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_9_' is removed because it is merged to 'clmul_q_reg_54_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_8_' is removed because it is merged to 'clmul_q_reg_55_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_7_' is removed because it is merged to 'clmul_q_reg_56_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_6_' is removed because it is merged to 'clmul_q_reg_57_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_5_' is removed because it is merged to 'clmul_q_reg_58_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_4_' is removed because it is merged to 'clmul_q_reg_59_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_3_' is removed because it is merged to 'clmul_q_reg_60_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_2_' is removed because it is merged to 'clmul_q_reg_61_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_1_' is removed because it is merged to 'clmul_q_reg_62_'. (OPT-1215)
Information: In design 'multiplier__864949', the register 'clmulr_q_reg_0_' is removed because it is merged to 'clmul_q_reg_63_'. (OPT-1215)
 Implement Synthetic for 'multiplier__864949'.
  Processing 'fpnew_opgroup_fmt_slice_2_0_00000040_0_00000001_3_00000000_465242'
  Processing 'lzc_1_0'
  Processing 'lzc_2'
  Processing 'perf_counters_4_864949'
Information: Added key list 'DesignWare' to design 'perf_counters_4_864949'. (DDB-72)
 Implement Synthetic for 'perf_counters_4_864949'.
  Processing 'instr_scan__864949_0'
Information: Added key list 'DesignWare' to design 'instr_scan__864949_0'. (DDB-72)
  Processing 'csr_buffer__864949'
  Processing 'serdiv_64_864949'
Information: Added key list 'DesignWare' to design 'serdiv_64_864949'. (DDB-72)
 Implement Synthetic for 'serdiv_64_864949'.
Information: Performing operand isolation on design 'serdiv_64_864949'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'ptw_00000010_864949'
  Processing 'preprocess_mvp'
 Implement Synthetic for 'preprocess_mvp'.
Information: Performing operand isolation on design 'preprocess_mvp'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Added key list 'DesignWare' to design 'preprocess_mvp'. (DDB-72)
  Processing 'wt_dcache_ctrl_1_864949_1'
Information: The register 'id_q_reg_0_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'wt_dcache_ctrl_1_864949_1'.
Information: Added key list 'DesignWare' to design 'wt_dcache_ctrl_1_864949_1'. (DDB-72)
  Processing 'control_reg_00000040_0'
  Processing 'rr_arb_tree_4_1_1'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_4_1_1'. (DDB-72)
  Processing 'rr_arb_tree_00000004_1'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000004_1'. (DDB-72)
  Processing 'lsu_bypass__864949'
Information: Added key list 'DesignWare' to design 'lsu_bypass__864949'. (DDB-72)
  Processing 'wt_dcache_missunit_1_00000004_864949'
Information: Added key list 'DesignWare' to design 'wt_dcache_missunit_1_00000004_864949'. (DDB-72)
Information: The register 'miss_req_masked_q_reg_2_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'wt_dcache_missunit_1_00000004_864949'.
Information: The register 'mshr_rdrd_collision_q_reg_3_' will be removed. (OPT-1207)
  Processing 'instr_queue__864949'
Information: Added key list 'DesignWare' to design 'instr_queue__864949'. (DDB-72)
 Implement Synthetic for 'instr_queue__864949'.
  Processing 'mult__864949'
  Processing 'rr_arb_tree_00000005_1_944242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000005_1_944242'. (DDB-72)
Information: The register 'gen_arbiter_rr_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'gen_arbiter_rr_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'gen_arbiter_rr_q_reg_0_' will be removed. (OPT-1207)
  Processing 'fpnew_rounding_0000001f'
 Implement Synthetic for 'fpnew_rounding_0000001f'.
  Processing 'fpnew_classifier_0_1'
  Processing 'decoder__864949'
Information: Added key list 'DesignWare' to design 'decoder__864949'. (DDB-72)
  Processing 'fpu_wrap__864949'
Information: Added key list 'DesignWare' to design 'fpu_wrap__864949'. (DDB-72)
  Processing 'store_unit__864949'
Information: Added key list 'DesignWare' to design 'store_unit__864949'. (DDB-72)
  Processing 'fifo_v3_00000002_563242'
Information: Added key list 'DesignWare' to design 'fifo_v3_00000002_563242'. (DDB-72)
Information: The register 'mem_q_reg_1__paddr__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_1__paddr__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_1__paddr__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_1__tid__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_1__tid__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_0__tid__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_0__tid__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_0__paddr__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_0__paddr__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_q_reg_0__paddr__2_' is a constant and will be removed. (OPT-1206)
  Processing 'div_sqrt_top_mvp'
  Processing 'fpnew_classifier_1_1'
  Processing 'controller__864949'
Information: The register 'flush_dcache_o_reg' is a constant and will be removed. (OPT-1206)
  Processing 'cva6_icache_0_864949'
Information: Added key list 'DesignWare' to design 'cva6_icache_0_864949'. (DDB-72)
Information: The register 'inv_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'cl_offset_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'cl_offset_q_reg_0_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'cva6_icache_0_864949'.
  Processing 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242'
Information: Added key list 'DesignWare' to design 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242'. (DDB-72)
Information: The register 'inp_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: In design 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242', the register 'inp_pipe_mask_q_reg_1_' is removed because it is merged to 'inp_pipe_is_boxed_q_reg_1__0_'. (OPT-1215)
Information: In design 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242', the register 'inp_pipe_is_boxed_q_reg_1__1_' is removed because it is merged to 'inp_pipe_is_boxed_q_reg_1__0_'. (OPT-1215)
 Implement Synthetic for 'fpnew_noncomp_1_00000001_3__logic_Z_1yB__465242'.
  Processing 'shift_reg_1'
  Processing 'pmp_entry_00000038_00000036_864949_16'
Information: Added key list 'DesignWare' to design 'pmp_entry_00000038_00000036_864949_16'. (DDB-72)
 Implement Synthetic for 'pmp_entry_00000038_00000036_864949_16'.
Information: Performing operand isolation on design 'pmp_entry_00000038_00000036_864949_16'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'fpnew_rounding_0000003f'
 Implement Synthetic for 'fpnew_rounding_0000003f'.
  Processing 'lfsr_1'
  Processing 'ex_stage_16_864949'
  Processing 'norm_div_sqrt_mvp'
 Implement Synthetic for 'norm_div_sqrt_mvp'.
Information: Performing operand isolation on design 'norm_div_sqrt_mvp'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Information: Added key list 'DesignWare' to design 'norm_div_sqrt_mvp'. (DDB-72)
  Processing 'pmp_56_54_00000008_864949_1'
Information: Added key list 'DesignWare' to design 'pmp_56_54_00000008_864949_1'. (DDB-72)
  Processing 'pmp_entry_00000038_00000036_864949_15'
Information: Added key list 'DesignWare' to design 'pmp_entry_00000038_00000036_864949_15'. (DDB-72)
 Implement Synthetic for 'pmp_entry_00000038_00000036_864949_15'.
Information: Performing operand isolation on design 'pmp_entry_00000038_00000036_864949_15'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'fpnew_rounding_00000040'
 Implement Synthetic for 'fpnew_rounding_00000040'.
  Processing 'lfsr_2'
  Processing 'store_buffer__864949'
Information: Added key list 'DesignWare' to design 'store_buffer__864949'. (DDB-72)
  Processing 'fpnew_opgroup_block_2_00000040_0_18_3_155_3_00000000_190242'
  Processing 'fpnew_classifier_1_2'
  Processing 'rr_arb_tree_2_1_1_1'
  Processing 'issue_stage_1_8_864949'
  Processing 'fifo_v3_00000002_295242'
Information: Added key list 'DesignWare' to design 'fifo_v3_00000002_295242'. (DDB-72)
  Processing 'wrapper_MISR_00000040_00000040_00000040_33554432'
  Processing 'fifo_v3_1'
Information: Added key list 'DesignWare' to design 'fifo_v3_1'. (DDB-72)
Information: The register 'read_pointer_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'write_pointer_q_reg_0_' is a constant and will be removed. (OPT-1206)
  Processing 'exp_backoff_1'
 Implement Synthetic for 'exp_backoff_1'.
  Processing 'fpnew_classifier_0_2'
  Processing 'rr_arb_tree_00000009_1_1_427242_63'
  Processing 'id_stage__864949'
Information: The register 'issue_q_reg_sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wdata__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_wmask__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_rmask__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__lsu_addr__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs2_rdata__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__rs1_rdata__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__trans_id__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__trans_id__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_q_reg_sbe__trans_id__2_' is a constant and will be removed. (OPT-1206)
  Processing 'rr_arb_tree_00000008_913242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000008_913242'. (DDB-72)
  Processing 'fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242'
Information: Added key list 'DesignWare' to design 'fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242'. (DDB-72)
Information: The register 'inp_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'fpnew_noncomp_0_00000001_3__logic_Z_1yB__465242'.
  Processing 'instr_realign__864949'
Information: The register 'unaligned_address_q_reg_0_' is a constant and will be removed. (OPT-1206)
  Processing 'fpnew_opgroup_fmt_slice_0_1_00000040_0_00000003_3_00000000_465242'
  Processing 'amo_buffer__864949'
  Processing 'popcount_00000020_0'
 Implement Synthetic for 'popcount_00000020_0'.
  Processing 'popcount_00000004_0'
Information: Added key list 'DesignWare' to design 'popcount_00000004_0'. (DDB-72)
  Processing 'alu__864949'
 Implement Synthetic for 'alu__864949'.
Information: Performing operand isolation on design 'alu__864949'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Added key list 'DesignWare' to design 'alu__864949'. (DDB-72)
  Processing 'commit_stage__864949'
Information: Added key list 'DesignWare' to design 'commit_stage__864949'. (DDB-72)
  Processing 'generic_MISR_00000040_0'
  Processing 'lzc_0000006d_1'
  Processing 'rr_arb_tree_00000005_1_756242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000005_1_756242'. (DDB-72)
Information: The register 'gen_arbiter_rr_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'gen_arbiter_rr_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'gen_arbiter_rr_q_reg_0_' will be removed. (OPT-1207)
  Processing 'lzc_00000004_0_0'
  Processing 'lzc_00000004_0_1'
  Processing 'wt_dcache_1_864949'
  Processing 'fifo_v3_00000004_546242_0'
Information: Added key list 'DesignWare' to design 'fifo_v3_00000004_546242_0'. (DDB-72)
  Processing 'fpnew_opgroup_multifmt_slice_3_00000040_18_3_0_00000002_3_465242'
Information: The register 'target_regs_byp_pipe_valid_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'target_regs_byp_pipe_valid_q_reg_1_' will be removed. (OPT-1207)
  Processing 'fpnew_opgroup_block_0_00000040_0_18_3_155_3_00000000_747242'
  Processing 'fifo_v3_1_00000005_00000004'
Information: Added key list 'DesignWare' to design 'fifo_v3_1_00000005_00000004'. (DDB-72)
  Processing 'popcount_1'
 Implement Synthetic for 'popcount_1'.
  Processing 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242'
Information: The register 'mid_pipe_spec_stat_q_reg_1__dz_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_stat_q_reg_1__of_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_stat_q_reg_1__uf_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_stat_q_reg_1__nx_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'inp_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'out_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__10_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__9_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__8_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__7_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__6_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__5_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__4_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__3_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__2_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__1_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'inp_pipe_mask_q_reg_1_' is removed because it is merged to 'inp_pipe_is_boxed_q_reg_1__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'inp_pipe_is_boxed_q_reg_1__1_' is removed because it is merged to 'inp_pipe_is_boxed_q_reg_1__0_'. (OPT-1215)
Information: In design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242', the register 'inp_pipe_is_boxed_q_reg_1__2_' is removed because it is merged to 'inp_pipe_is_boxed_q_reg_1__0_'. (OPT-1215)
 Implement Synthetic for 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242'.
Information: Performing operand isolation on design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Added key list 'DesignWare' to design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242'. (DDB-72)
Information: The register 'out_pipe_status_q_reg_1__dz_' is a constant and will be removed. (OPT-1206)
  Processing 'ras_00000002_864949'
  Processing 'fpnew_opgroup_fmt_slice_2_1_00000040_0_00000001_3_00000000_465242'
  Processing 'instr_scan__864949_1'
Information: Added key list 'DesignWare' to design 'instr_scan__864949_1'. (DDB-72)
  Processing 'lzc_3_0'
  Processing 'popcount_00000008_0'
Information: Added key list 'DesignWare' to design 'popcount_00000008_0'. (DDB-72)
  Processing 'bht_00000080_864949'
Information: Added key list 'DesignWare' to design 'bht_00000080_864949'. (DDB-72)
  Processing 'rr_arb_tree_0000000d_64_1_1_0'
  Processing 'axi_shim_00000002_106242'
Information: The register 'wr_cnt_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'wr_state_q_reg_3_' is a constant and will be removed. (OPT-1206)
  Processing 'rr_arb_tree_00000004_1_895242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000004_1_895242'. (DDB-72)
  Processing 'iteration_div_sqrt_mvp_1_0'
 Implement Synthetic for 'iteration_div_sqrt_mvp_1_0'.
  Processing 'lzc_00000008_1'
  Processing 'lzc_00000005_0_0'
  Processing 'load_store_unit_00000010_864949'
 Implement Synthetic for 'load_store_unit_00000010_864949'.
  Processing 'fpnew_divsqrt_multi_18_00000002_3_417242'
Information: The register 'inp_pipe_aux_q_reg_1__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'inp_pipe_aux_q_reg_1__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'result_is_fp8_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'result_aux_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'result_aux_q_reg_3_' is a constant and will be removed. (OPT-1206)
  Processing 'pmp_56_54_00000008_864949_2'
Information: Added key list 'DesignWare' to design 'pmp_56_54_00000008_864949_2'. (DDB-72)
  Processing 'pmp_entry_00000038_00000036_864949_23'
Information: Added key list 'DesignWare' to design 'pmp_entry_00000038_00000036_864949_23'. (DDB-72)
 Implement Synthetic for 'pmp_entry_00000038_00000036_864949_23'.
Information: Performing operand isolation on design 'pmp_entry_00000038_00000036_864949_23'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'rr_arb_tree_00000005_1_443242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000005_1_443242'. (DDB-72)
Information: The register 'gen_arbiter_rr_q_reg_2_' is a constant and will be removed. (OPT-1206)
  Processing 'lzc_00000005_0_2'
  Processing 'lzc_00000002_0'
  Processing 'wt_axi_adapter__106242'
Information: Added key list 'DesignWare' to design 'wt_axi_adapter__106242'. (DDB-72)
Information: The register 'dcache_rtrn_inv_q_reg_way__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_rtrn_inv_q_reg_way__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_rtrn_inv_q_reg_way__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_rtrn_inv_q_reg_vld_' is a constant and will be removed. (OPT-1206)
Information: The register 'dcache_rtrn_type_q_reg_2_' is a constant and will be removed. (OPT-1206)
  Processing 'fpnew_opgroup_multifmt_slice_1_00000040_18_3_0_00000002_3_465242'
  Processing 'fpnew_opgroup_block_1_00000040_0_18_3_2aa_3_00000000_891242'
  Processing 'fifo_v3_00000002_00000004_0'
Information: Added key list 'DesignWare' to design 'fifo_v3_00000002_00000004_0'. (DDB-72)
  Processing 'shift_reg_2'
  Processing 'lzc_00000004_1'
  Processing 'mmu_00000010_00000010_00000010_864949'
Information: The register 'misaligned_ex_q_reg_cause__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'misaligned_ex_q_reg_cause__63_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'mmu_00000010_00000010_00000010_864949'.
Information: Added key list 'DesignWare' to design 'mmu_00000010_00000010_00000010_864949'. (DDB-72)
  Processing 'fifo_v3_64_00000004'
Information: Added key list 'DesignWare' to design 'fifo_v3_64_00000004'. (DDB-72)
  Processing 'branch_unit__864949'
Information: Added key list 'DesignWare' to design 'branch_unit__864949'. (DDB-72)
 Implement Synthetic for 'branch_unit__864949'.
  Processing 'rr_arb_tree_00000005_1_663242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000005_1_663242'. (DDB-72)
Information: The register 'gen_arbiter_rr_q_reg_2_' is a constant and will be removed. (OPT-1206)
  Processing 'lzc_00000038_0_8'
  Processing 'lzc_00000004_0_3'
  Processing 'lzc_00000002_0_1_0'
  Processing 'fpnew_cast_multi_18_3_00000002_3_417242'
Information: Added key list 'DesignWare' to design 'fpnew_cast_multi_18_3_00000002_3_417242'. (DDB-72)
Information: The register 'inp_pipe_aux_q_reg_1__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_aux_q_reg_1__3_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'fpnew_cast_multi_18_3_00000002_3_417242'.
Information: Performing operand isolation on design 'fpnew_cast_multi_18_3_00000002_3_417242'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'wrapper_MISR_00000040_00000040_00000040_02000018'
  Processing 'wt_dcache_ctrl_1_864949_0'
 Implement Synthetic for 'wt_dcache_ctrl_1_864949_0'.
Information: Added key list 'DesignWare' to design 'wt_dcache_ctrl_1_864949_0'. (DDB-72)
  Processing 'fpnew_classifier_1_3'
  Processing 'fifo_v3_0_2_4'
Information: Added key list 'DesignWare' to design 'fifo_v3_0_2_4'. (DDB-72)
  Processing 'lzc_00000008_0_0'
  Processing 'lzc_00000005_0_3'
  Processing 'lzc_00000002_0_1_1'
  Processing 'frontend__864949'
 Implement Synthetic for 'frontend__864949'.
Information: Performing operand isolation on design 'frontend__864949'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Added key list 'DesignWare' to design 'frontend__864949'. (DDB-72)
  Processing 'fpnew_top_00000020383_781242'
  Processing 'pmp_56_54_00000008_864949_0'
Information: Added key list 'DesignWare' to design 'pmp_56_54_00000008_864949_0'. (DDB-72)
  Processing 'fpnew_opgroup_block_3_00000040_0_18_3_2aa_3_00000000_891242'
  Processing 'lzc_00000033_1'
  Processing 'popcount_00000010_0'
 Implement Synthetic for 'popcount_00000010_0'.
Information: Added key list 'DesignWare' to design 'popcount_00000010_0'. (DDB-72)
  Processing 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242'
Information: The register 'mid_pipe_spec_stat_q_reg_1__dz_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_stat_q_reg_1__of_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_stat_q_reg_1__uf_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_stat_q_reg_1__nx_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_spec_res_q_reg_1__mantissa__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'inp_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'mid_pipe_aux_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__7_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__6_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__5_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__4_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__3_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__2_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
Information: In design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242', the register 'mid_pipe_spec_res_q_reg_1__exponent__1_' is removed because it is merged to 'mid_pipe_spec_res_q_reg_1__exponent__0_'. (OPT-1215)
 Implement Synthetic for 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242'.
Information: Performing operand isolation on design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Added key list 'DesignWare' to design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242'. (DDB-72)
  Processing 'rr_arb_tree_00000008_1_913242'
Information: Added key list 'DesignWare' to design 'rr_arb_tree_00000008_1_913242'. (DDB-72)
  Processing 'load_unit__864949'
Information: Added key list 'DesignWare' to design 'load_unit__864949'. (DDB-72)
Information: The register 'state_q_reg_3_' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'load_unit__864949'.
Information: Performing operand isolation on design 'load_unit__864949'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
  Processing 'cvxif_fu__864949'
  Processing 'fpnew_opgroup_fmt_slice_0_0_00000040_0_00000002_3_00000000_465242'
  Processing 'nrbd_nrsc_mvp'
  Processing 'lzc_00000008_0_1'
  Processing 'lzc_00000004_0_2'
  Processing 'popcount_00000002_0'
Information: Added key list 'DesignWare' to design 'popcount_00000002_0'. (DDB-72)
  Processing 'lzc_00000005_0_1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Information: Removing unused design 'lzc_00000005_0_1'. (OPT-1055)
Information: Removing unused design 'lzc_00000005_0_5'. (OPT-1055)
Information: Removing unused design 'rr_arb_tree_00000009_1_1_427242_63'. (OPT-1055)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_69_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_70_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_71_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_72_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_73_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_74_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_75_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_76_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_77_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_78_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_79_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_80_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_81_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_82_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_83_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_84_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_85_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_86_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_87_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_88_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_89_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_90_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_91_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_92_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_93_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_94_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_95_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_96_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_97_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_98_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_99_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_100_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_101_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_102_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_103_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_104_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_105_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_106_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_107_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_108_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_109_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_110_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_111_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_112_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_113_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_114_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_115_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_116_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_117_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_118_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_119_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_120_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_121_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_122_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_123_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_124_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_125_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_126_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_127_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_128_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_0__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_dcache_data_fifo/mem_q_reg_1__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_1__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_1__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rd_shift_user_q_reg_0__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_ptw/ptw_pptr_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/gen_rd_ports_0__genblk1_i_wt_dcache_ctrl/address_off_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_ptw/ptw_pptr_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/gen_rd_ports_0__genblk1_i_wt_dcache_ctrl/address_off_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu/i_ptw/ptw_pptr_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/gen_rd_ports_0__genblk1_i_wt_dcache_ctrl/address_off_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/lsu_i/i_store_unit/genblk1_i_amo_buffer/i_amo_fifo/status_cnt_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/dcache_rd_shift_user_q_reg_0__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_2_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_7_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_3_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_5_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_6_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/ni_pending_q_reg_4_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/issue_q_reg_sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__vfp_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_0__i_opgroup_block/i_arbiter/gen_arbiter_rr_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_2__i_opgroup_block/i_arbiter/gen_arbiter_rr_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/out_pipe_aux_q_reg_1__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/out_pipe_aux_q_reg_1__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_regfile_i/satp_q_reg_mode__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_regfile_i/satp_q_reg_mode__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'csr_regfile_i/satp_q_reg_mode__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__63_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_7__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_6__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_5__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_4__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_3__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_1__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_0__user__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/unit_done_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg_2__user__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/flush_ack_q_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_3__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_3__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_1__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_1__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_0__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_2__0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/mem_q_reg_2__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rtrn_tid_q_reg_0_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/icache_rtrn_tid_q_reg_1_' is a constant and will be removed. (OPT-1206)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/read_pointer_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/read_pointer_q_reg_0_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/write_pointer_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_icache_id/write_pointer_q_reg_0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_status_q_reg_nx_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_status_q_reg_uf_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_status_q_reg_of_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_status_q_reg_dz_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_status_q_reg_nv_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_0_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_1_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_2_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_3_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_4_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_5_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_6_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_7_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_8_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_9_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_10_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_11_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_12_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_13_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_14_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_15_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_16_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_17_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_18_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_19_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_20_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_21_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_22_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_23_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_24_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_25_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_26_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_27_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_28_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_29_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_30_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_31_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_32_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_33_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_34_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_35_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_36_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_37_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_38_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_39_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_40_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_41_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_42_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_43_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_44_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_45_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_46_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_47_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_48_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_49_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_50_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_51_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_52_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_53_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_54_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_55_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_56_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_57_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_58_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_59_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_60_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_61_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_62_' will be removed. (OPT-1207)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_1__i_opgroup_block/gen_merged_slice_i_multifmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fpnew_divsqrt_multi/held_result_q_reg_63_' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'popcount_00000020_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'fpnew_fma_0_00000002_3__logic_Z_1yB__465242_RSOP_125'. (DDB-72)
Information: Added key list 'DesignWare' to design 'fpnew_fma_1_00000003_3__logic_Z_1yB__465242_RSOP_125'. (DDB-72)
Information: Added key list 'DesignWare' to design 'popcount_00000020_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'popcount_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'exp_backoff_1'. (DDB-72)
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Added key list 'DesignWare' to design 'fpnew_rounding_0000003f'. (DDB-72)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_1__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_0__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_5__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_6__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__32_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__33_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__49_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__34_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__35_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__36_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__37_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__38_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__39_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__40_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__41_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__42_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__43_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__44_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__45_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__46_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__47_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__48_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__50_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__51_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__52_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__53_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__54_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__55_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__56_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__57_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__58_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__59_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__60_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__61_' is a constant and will be removed. (OPT-1206)
Information: The register 'issue_stage_i/i_scoreboard/mem_q_reg_4__sbe__ex__cause__62_' is a constant and will be removed. (OPT-1206)
Information: Performing operand isolation on design 'cva6'

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:27:35  726985.2      3.90   56446.9    9067.0                           25001428.0000
    0:28:06  726681.2      3.90   56467.5    9343.0                           24991260.0000

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Selecting critical implementations
  Mapping 'csr_regfile_16_00000006_864949_DW01_inc_0'
  Mapping 'csr_regfile_16_00000006_864949_DW01_inc_1'
Information: Added key list 'DesignWare' to design 'iteration_div_sqrt_mvp_1_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'iteration_div_sqrt_mvp_1_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'iteration_div_sqrt_mvp_1_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multiplier__864949'. (DDB-72)
Information: Added key list 'DesignWare' to design 'load_store_unit_00000010_864949'. (DDB-72)
Information: Added key list 'DesignWare' to design 'fpnew_rounding_0000001f'. (DDB-72)
Information: Added key list 'DesignWare' to design 'fpnew_rounding_00000040'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:35:12  455550.5      2.97   14514.8   20944.8                           11818603.0000
    0:36:17  455742.6      1.52    8949.0   16997.4                           11804086.0000
    0:36:17  455742.6      1.52    8949.0   16997.4                           11804086.0000
    0:36:21  455745.5      1.52    8949.3   16997.4                           11804194.0000
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_0__i_opgroup_block/gen_parallel_slices_0__active_format_i_fmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fma/mid_pipe_tent_exp_q_reg_1__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_0__i_opgroup_block/gen_parallel_slices_1__active_format_i_fmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fma/mid_pipe_tent_exp_q_reg_1__12_' is a constant and will be removed. (OPT-1206)
    0:37:23  455354.5      1.51    8904.9   17021.5                           11792950.0000
    0:37:59  455323.1      1.55    8908.5   17021.4                           11792074.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:39:31  451226.2      1.55    8858.9   16536.1                           11565772.0000
    0:39:40  449455.2      1.55    8842.7   16532.1                           11462783.0000
    0:39:55  447995.3      1.54    8762.4   16199.8                           11375822.0000
    0:40:10  446863.0      1.54    8676.2   15910.7                           11306496.0000
    0:40:19  446338.2      1.54    8616.0   15776.5                           11269399.0000
    0:40:27  445894.2      1.54    8607.7   15551.5                           11238273.0000
    0:40:36  445037.7      1.54    8174.4   15001.3                           11189762.0000
    0:40:44  444458.1      1.53    8133.4   14990.4                           11166236.0000
    0:40:51  443887.0      1.53    8048.6   14969.6                           11142808.0000
    0:41:00  443062.1      1.53    8038.9   14954.4                           11109050.0000
    0:41:32  442864.7      1.53    8039.7   14953.2                           11099973.0000
    0:42:00  442212.5      1.53    8040.5   14936.8                           11073606.0000
    0:42:07  441422.2      1.53    8021.7   14795.2                           11039079.0000
    0:42:13  440733.3      1.52    7867.6   14617.4                           11009437.0000
    0:42:21  440094.1      1.51    7872.7   14551.3                           10982413.0000
    0:42:27  439767.4      1.51    7872.9   14527.5                           10969331.0000
    0:42:33  439281.5      1.51    7872.5   14485.6                           10950372.0000
    0:42:38  438690.4      1.51    7860.8   14484.9                           10927160.0000
    0:42:42  438022.2      1.51    7848.8   14471.0                           10901329.0000
    0:42:47  437214.6      1.51    7846.6   14467.6                           10870286.0000
    0:42:47  437173.1      1.51    7846.6   14467.6                           10868593.0000
    0:43:16  436116.1      1.43    7310.5   14099.8                           10808023.0000
    0:43:27  435840.7      1.43    7179.0   14058.4                           10792083.0000
    0:43:27  435840.7      1.43    7179.0   14058.4                           10792083.0000
    0:44:46  392460.7      1.43    6733.8    1689.3                           8265046.0000
    0:44:47  392460.7      1.43    6733.8    1689.3                           8265046.0000
    0:45:47  393649.7      1.05    4524.4    1692.4                           8305152.0000
    0:45:47  393649.7      1.05    4524.4    1692.4                           8305152.0000
    0:45:47  393669.9      1.05    4524.3    1692.4                           8306648.5000
    0:45:47  393669.9      1.05    4524.3    1692.4                           8306648.5000
    0:45:47  393669.9      1.05    4524.3    1692.4                           8306648.5000
    0:45:47  393669.9      1.05    4524.3    1692.4                           8306648.5000
    0:46:47  394125.8      0.80    3388.2    1690.5                           8323857.0000
    0:46:47  394125.8      0.80    3388.2    1690.5                           8323857.0000
    0:48:24  395359.3      0.66    2165.6    1693.4                           8363953.5000
    0:48:24  395359.3      0.66    2165.6    1693.4                           8363953.5000
    0:49:16  395535.4      0.54    1728.0    1915.8                           8370886.5000
    0:49:16  395535.4      0.54    1728.0    1915.8                           8370886.5000
    0:50:04  396137.8      0.51    1549.7    1936.5                           8389244.0000
    0:50:04  396137.8      0.51    1549.7    1936.5                           8389244.0000
    0:50:14  396173.0      0.50    1529.7    1933.2                           8390695.0000
    0:50:14  396173.0      0.50    1529.7    1933.2                           8390695.0000
    0:50:17  396178.0      0.50    1529.7    1933.2                           8390885.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:50:17  396178.0      0.50    1529.7    1933.2                           8390885.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
    0:50:37  395720.8      0.46    1193.3       0.0                           8362469.5000
    0:51:37  396285.5      0.39     832.3      16.6                           8381576.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:51:37  396285.5      0.39     832.3      16.6                           8381576.0000
    0:51:52  399521.6      0.37     771.7      11.3 ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_0__i_opgroup_block/gen_parallel_slices_0__active_format_i_fmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fma/mid_pipe_sum_q_reg_1__75_/D 8548971.0000
    0:51:58  399520.8      0.35     747.4      10.3                           8548059.0000
    0:52:38  399810.0      0.33     633.4      72.8                           8558182.0000
    0:52:38  399810.0      0.33     633.4      72.8                           8558182.0000
    0:53:36  393578.4      0.33     631.9      34.4                           8107010.0000
    0:53:36  393578.4      0.33     631.9      34.4                           8107010.0000
    0:53:40  393596.5      0.33     631.8      34.4                           8107757.0000
    0:53:40  393596.5      0.33     631.8      34.4                           8107757.0000
    0:53:41  393598.3      0.33     630.6      34.4                           8108016.5000
    0:53:41  393598.3      0.33     630.6      34.4                           8108016.5000
    0:53:45  393612.7      0.33     618.7      42.9                           8108483.5000
    0:53:45  393612.7      0.33     618.7      42.9                           8108483.5000
    0:54:27  393831.6      0.25     412.4     189.6                           8117433.5000
    0:54:28  393831.6      0.25     412.4     189.6                           8117433.5000
    0:54:42  393931.6      0.25     378.4     203.0                           8120505.0000
    0:54:42  393931.6      0.25     378.4     203.0                           8120505.0000
    0:55:12  394070.2      0.20     306.5     211.5                           8125462.0000
    0:55:12  394070.2      0.20     306.5     211.5                           8125462.0000
    0:55:28  394295.0      0.20     285.2     235.4                           8133603.5000
    0:55:28  394295.0      0.20     285.2     235.4                           8133603.5000
    0:55:32  394304.3      0.20     281.9     237.5                           8133850.0000
    0:55:32  394304.3      0.20     281.9     237.5                           8133850.0000
    0:55:34  394304.3      0.20     281.9     237.5                           8133850.0000
    0:55:45  394524.8      0.20     282.1     237.5                           8139893.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:55:59  394524.8      0.20     282.1     237.5                           8139893.5000
    0:57:02  386753.6      0.25     448.0     134.5                           7753592.5000
    0:57:15  386856.0      0.20     379.7     287.5                           7758152.0000
    0:57:18  386843.5      0.20     384.2     287.5                           7757844.0000
    0:57:21  386821.7      0.20     380.2     287.5                           7757251.5000
    0:57:24  386806.8      0.20     382.3     287.5                           7756936.5000
    0:57:26  386795.1      0.20     382.3     287.5                           7756695.0000
    0:57:29  386787.9      0.20     373.5     153.9                           7756695.5000
    0:57:29  386787.9      0.20     373.5     153.9                           7756695.5000
    0:57:30  386787.9      0.20     373.5     153.9                           7756695.5000
    0:58:03  386852.6      0.20     324.9     153.9                           7759639.5000
    0:58:08  386707.3      0.20     326.4     153.9                           7755839.5000
    0:58:12  386561.0      0.20     314.4     153.9                           7752031.5000
    0:58:20  386413.9      0.20     315.0     153.9                           7748384.0000
    0:58:53  385755.6      0.20     314.7     153.9                           7737677.0000
    0:59:02  385554.0      0.20     314.1     153.9                           7733477.0000
    0:59:06  385454.0      0.20     314.3     153.9                           7731219.0000
    0:59:10  385299.7      0.20     315.0     153.5                           7727703.5000
    0:59:15  385169.3      0.20     319.7     153.5                           7724851.5000
    0:59:18  385125.2      0.20     319.7     153.5                           7723757.0000
    0:59:24  385078.1      0.20     320.3     153.5                           7721935.0000
    0:59:33  385092.5      0.19     304.2       0.3 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_168_/D 7722560.0000
    0:59:40  385194.1      0.17     271.3       1.1 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_168_/D 7726568.0000
    0:59:46  385275.7      0.16     253.1     130.2 ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk/gen_operation_groups_0__i_opgroup_block/gen_parallel_slices_1__active_format_i_fmt_slice/gen_num_lanes_0__active_lane_lane_instance_i_fma/mid_pipe_sum_q_reg_1__162_/D 7729544.5000
    0:59:51  385340.6      0.15     222.1     130.2 issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__rs2_rdata__20_/D 7732199.5000
    1:00:00  385459.0      0.13     182.8     175.5 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_145_/D 7738312.0000
    1:00:05  385535.9      0.12     163.9     181.0 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_145_/D 7741399.0000
    1:00:10  385590.7      0.11     155.9     181.4 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_145_/D 7743608.0000
    1:00:14  385647.1      0.11     129.9     182.3 issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__rd__1_/D 7745770.0000
    1:00:19  385731.4      0.10     126.2     259.5 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_145_/D 7749250.5000
    1:00:25  385802.7      0.09     120.9     293.3 issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__rs2_rdata__39_/D 7752012.0000
    1:00:30  385889.9      0.09     111.2     297.7 issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__rs2_rdata__14_/D 7755576.5000
    1:00:36  385954.6      0.08      86.3     343.9 issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__rd__1_/D 7758061.5000
    1:00:43  386025.9      0.06      60.3     344.0 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_145_/D 7760835.5000
    1:00:46  386086.0      0.05      45.6     344.0 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_145_/D 7763268.5000
    1:00:50  386136.2      0.05      33.9     344.0 issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__rs2_rdata__40_/D 7764791.0000
    1:00:54  386182.8      0.04      27.9     344.0 issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__rs2_rdata__33_/D 7766657.0000
    1:01:00  386249.3      0.03      14.8     359.8 issue_stage_i/i_scoreboard/mem_q_reg_7__sbe__rd__1_/D 7769027.0000
    1:01:05  386321.4      0.01       3.4     484.8 issue_stage_i/i_scoreboard/mem_q_reg_3__sbe__rs2_rdata__30_/D 7771768.5000
    1:01:09  386357.0      0.01       0.7     484.8 issue_stage_i/i_scoreboard/mem_q_reg_2__sbe__rs1_rdata__19_/D 7772889.5000
    1:01:17  386377.5      0.01       0.1       0.5 ex_stage_i/lsu_i/i_pipe_reg_load/d_o_reg_175_/D 7773452.5000
    1:01:19  386377.5      0.00       0.0       0.0                           7773487.5000
    1:01:19  386377.5      0.00       0.0       0.0                           7773487.5000
    1:01:19  386377.5      0.00       0.0       0.0                           7773487.5000
    1:01:19  386377.5      0.00       0.0       0.0                           7773487.5000
    1:01:20  386377.5      0.00       0.0       0.0                           7773487.5000
    1:01:20  386377.5      0.00       0.0       0.0                           7773487.5000
    1:02:35  385635.1      0.00       0.0     138.5                           7734126.5000
Loading db file '/home/s322461/project/cva6_assignments/pd/synth/tech/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'cva6' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'gen_cache_wt_i_cache_subsystem/i_adapter/i_rd_dcache_id/clk_i': 26686 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
change_names -rules verilog -hierarchy
1
write -format verilog -hierarchy -output ${DCRM_FINAL_VERILOG_OUTPUT_FILE}
Writing verilog file '/home/s322461/project/cva6_assignments/pd/synth/cva6_cv64a6_imafdc_sv39/outputs/3.67/cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format verilog -hierarchy -output ${DESIGN_NAME}_synth.v
Writing verilog file '/home/s322461/project/cva6_assignments/pd/synth/cva6_synth.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -format ddc     -hierarchy -output ${DCRM_FINAL_DDC_OUTPUT_FILE}
Writing ddc file 'cva6_cv64a6_imafdc_sv39/outputs/3.67//cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.ddc'.
1
report_timing -nworst 10  >  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/gen_cut_*__i_ram/rdata_o[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams_*__i_tag_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks_*__i_data_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__data_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_timing -through gen_cache_wt_i_cache_subsystem/i_cva6_icache/gen_sram_*__tag_sram/addr_i[*] >>  ${DCRM_FINAL_TIMING_REPORT}
report_area -hier -nosplit > ${DCRM_FINAL_AREA_REPORT}
write_parasitics -output ${DCRM_FINAL_SPEF_OUTPUT_FILE}
Information: Writing parasitics to file '/home/s322461/project/cva6_assignments/pd/synth/cva6_cv64a6_imafdc_sv39/outputs/3.67/cva6_NangateOpenCellLibrary_typical_ccs_scan_synth.spef'. (WP-3)
1
write_sdc ${DCRM_FINAL_SDC_OUTPUT_FILE}
1
write_sdf ${DESIGN_NAME}_synth.v.sdf
Information: Writing timing information to file '/home/s322461/project/cva6_assignments/pd/synth/cva6_synth.v.sdf'. (WT-3)
1
exit

Memory usage for this session 1217 Mbytes.
Memory usage for this session including child processes 1411 Mbytes.
CPU usage for this session 3892 seconds ( 1.08 hours ).
Elapsed time for this session 3986 seconds ( 1.11 hours ).

Thank you...
python scripts/gate_analysis.py 'cva6_cv64a6_imafdc_sv39/reports/3.67/cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_area.rpt' 1120
['scripts/gate_analysis.py', 'cva6_cv64a6_imafdc_sv39/reports/3.67/cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_area.rpt', '1120']
cva6_cv64a6_imafdc_sv39/reports/3.67/cva6_NangateOpenCellLibrary_typical_ccs_scan_synth_area.rpt
cva6                                               344 kg
commit_stage_i                                     0 kg
controller_i                                       0 kg
csr_regfile_i                                      16 kg
ex_stage_i                                         152 kg
ex_stage_i/alu_i                                   8 kg
ex_stage_i/alu_i/gen_bitmanip_genblk1_i_clz_32b    0 kg
ex_stage_i/alu_i/gen_bitmanip_i_clz_64b            0 kg
ex_stage_i/alu_i/gen_bitmanip_i_cpop_count         0 kg
ex_stage_i/branch_unit_i                           1 kg
ex_stage_i/csr_buffer_i                            0 kg
ex_stage_i/fpu_gen_fpu_i                           51 kg
ex_stage_i/fpu_gen_fpu_i/fpu_gen_i_fpnew_bulk      49 kg
ex_stage_i/gen_cvxif_cvxif_fu_i                    0 kg
ex_stage_i/i_mult                                  23 kg
ex_stage_i/i_mult/i_div                            3 kg
ex_stage_i/i_mult/i_multiplier                     19 kg
ex_stage_i/lsu_i                                   65 kg
ex_stage_i/lsu_i/gen_mmu_sv39_i_cva6_mmu           50 kg
ex_stage_i/lsu_i/i_load_unit                       0 kg
ex_stage_i/lsu_i/i_pipe_reg_load                   0 kg
ex_stage_i/lsu_i/i_pipe_reg_store                  0 kg
ex_stage_i/lsu_i/i_store_unit                      9 kg
ex_stage_i/lsu_i/lsu_bypass_i                      2 kg
gen_cache_wt_i_cache_subsystem                     30 kg
gen_cache_wt_i_cache_subsystem/i_adapter           5 kg
gen_cache_wt_i_cache_subsystem/i_cva6_icache       2 kg
gen_cache_wt_i_cache_subsystem/i_wt_dcache         22 kg
gen_perf_counter_perf_counters_i                   5 kg
i_frontend                                         34 kg
id_stage_i                                         2 kg
issue_stage_i                                      95 kg
issue_stage_i/i_issue_read_operands                39 kg
issue_stage_i/i_issue_read_operands/float_regfile_gen_gen_asic_fp_regfile_i_ariane_fp_regfile 19 kg
issue_stage_i/i_issue_read_operands/gen_asic_regfile_i_ariane_regfile 17 kg
issue_stage_i/i_scoreboard                         55 kg
misr1                                              2 kg
misr2                                              1 kg
mv cva6_synth.v cva6_cv64a6_imafdc_sv39_synth.v
mv cva6_synth.v.sdf cva6_cv64a6_imafdc_sv39_synth.v.sdf
sed -n -e '/module tc_sram_wrapper_256_64_00000008_00000001_00000001_none_0/,/endmodule/!p' cva6_cv64a6_imafdc_sv39_synth.v > cva6_cv64a6_imafdc_sv39_synth_modified.v
sed -i 's/cva6_ /cva6 /g' cva6_cv64a6_imafdc_sv39_synth_modified.v
