Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 25 11:23:02 2016
| Host         : Jtop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sonar_control_sets_placed.rpt
| Design       : sonar
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   170 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           35 |
| No           | No                    | Yes                    |              50 |           18 |
| No           | Yes                   | No                     |             195 |           64 |
| Yes          | No                    | No                     |             391 |          106 |
| Yes          | No                    | Yes                    |              46 |           16 |
| Yes          | Yes                   | No                     |             290 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                  Enable Signal                                                                                  |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0                                                    | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                      |                1 |              1 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0                                                     | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                       |                1 |              1 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0                                                     | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                       |                1 |              1 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0                                                    | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                      |                1 |              1 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                     |                1 |              2 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                     |                1 |              2 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                      |                1 |              2 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                      |                1 |              2 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/ADC/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                             |                1 |              2 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                             |                2 |              3 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                           |                1 |              3 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                            |                1 |              3 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/gen_data_addr                                                                                                      | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/__1_n_0                                                                           |                2 |              4 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/reset_gen/U0/EXT_LPF/lpf_int                                                                                                      |                3 |              4 |
|  block_design/clk_gen/inst/clk_out1 | samps[7]_i_2_n_0                                                                                                                                                                | samps[7]_i_1_n_0                                                                                                                               |                1 |              4 |
|  block_design/clk_gen/inst/clk_out1 | samps[3]_i_1_n_0                                                                                                                                                                | block_design/reset_gen/U0/peripheral_reset[0]                                                                                                  |                2 |              4 |
|  block_design/clk_gen/inst/clk_out1 | block_design/ADC/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/_n_0                                                                                                               | block_design/ADC/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                             |                1 |              4 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                              |                1 |              5 |
|  block_design/clk_gen/inst/clk_out1 | led_bar_signed[5]_i_1_n_0                                                                                                                                                       |                                                                                                                                                |                3 |              5 |
|  block_design/clk_gen/inst/clk_out1 | block_design/reset_gen/U0/SEQ/seq_cnt_en                                                                                                                                        | block_design/reset_gen/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                      |                2 |              6 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                       |                3 |              6 |
|  block_design/clk_gen/inst/clk_out1 | led_bar[5]_i_2_n_0                                                                                                                                                              | led_bar[5]_i_1_n_0                                                                                                                             |                3 |              6 |
|  block_design/clk_gen/inst/clk_out1 | block_design/ADC/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/__0_n_0                                                                                                            | block_design/ADC/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                             |                2 |              6 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                         |                2 |              7 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                          |                1 |              7 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/ip_rate_cnt                                                                                                 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/ip_rate_cnt[6]_i_1_n_0                                                     |                2 |              7 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]                                           | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                             |                3 |              8 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_mux/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_9_axis_switch_arbiter/areset_r                                         |                3 |              8 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                      |                2 |              8 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]                                            | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[0]                                                              |                2 |              8 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                       |                2 |              8 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_demux/inst/areset_r                                                                                                          |                4 |              9 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/downsample                                       | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/rate_cnt_reg[0] |                4 |             13 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/rate_reg_0                                                                                                  |                                                                                                                                                |                4 |             13 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/p_31_out                                                                                                    |                                                                                                                                                |                3 |             13 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/sclr_int                                                                   |                6 |             14 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/op_rate_cnt                                                                                                 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/op_rate_cnt[0]_i_1_n_0                                                     |                4 |             14 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_demux/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/payload_b_0                                              |                                                                                                                                                |                3 |             15 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/din_channel_has_dout_tready.skid_buffer/reg1_a_wr                                                                                       |                                                                                                                                                |                4 |             15 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/din_channel_has_dout_tready.skid_buffer/p_32_in                                                                                         |                                                                                                                                                |                3 |             15 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/din_channel_has_dout_tready.skid_buffer/data_in                                                                                         |                                                                                                                                                |                2 |             15 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_demux/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/payload_a_1                                              |                                                                                                                                                |                3 |             15 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                    |                                                                                                                                                |                2 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/p_1_out                      |                                                                                                                                                |                2 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN                                                     |                                                                                                                                                |                4 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                |                5 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/wr_enable                                                                                                   |                                                                                                                                                |                2 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RAM_RD_EN                                                      |                                                                                                                                                |                5 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid                                                  | block_design/reset_gen/U0/peripheral_reset[0]                                                                                                  |                4 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/E[0]                                            | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/sclr_int                                                                   |                3 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/p_1_out                              |                                                                                                                                                |                2 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                      |                                                                                                                                                |                2 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                   |                                                                                                                                                |                2 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           |                                                                                                                                                |                7 |             16 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/dout_channel_has_dout_tready.fifo/fifo0/rd_valid_2_i_1_n_0                                                                              |                                                                                                                                                |                3 |             17 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/rd_valid_2_i_1_n_0                                                     |                                                                                                                                                |                3 |             17 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_split/inst/broadcaster_core/m_axis_tvalid[0]                                                                                                                  | sample_count[0]_i_1_n_0                                                                                                                        |                5 |             17 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/greg.ram_wr_en_i_reg                                                  |                                                                                                                                                |                3 |             24 |
|  block_design/clk_gen/inst/clk_out1 | block_design/vel_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/greg.ram_wr_en_i_reg                                                   |                                                                                                                                                |                3 |             24 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | seg_display_i/count[0]_i_1_n_0                                                                                                                 |                8 |             32 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | count[0]_i_1__0_n_0                                                                                                                            |                8 |             32 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/base_en5_out |                                                                                                                                                |                4 |             32 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_split/inst/broadcaster_core/m_axis_tvalid[0]                                                                                                                  | block_design/reset_gen/U0/peripheral_reset[0]                                                                                                  |                9 |             32 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/E[0]                             | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/sclr_int                                                                   |                6 |             40 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/E[0]                              | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/sclr_int                                                                   |                9 |             48 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/ce_to_core                                                                                                                              | block_design/dist_downsample/U0/i_synth/decimator.decimation_filter/sclr_int                                                                   |               16 |             63 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_cal/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                               |                                                                                                                                                |               19 |             72 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 | block_design/reset_gen/U0/peripheral_reset[0]                                                                                                  |               32 |             96 |
|  block_design/clk_gen/inst/clk_out1 | block_design/dist_downsample/U0/i_synth/ce_to_core                                                                                                                              |                                                                                                                                                |               38 |            108 |
|  block_design/clk_gen/inst/clk_out1 |                                                                                                                                                                                 |                                                                                                                                                |               36 |            115 |
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


