2022-01-17T20:08:05 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstchip.dat"
2022-01-17T20:08:05 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstxnet.dat"
2022-01-17T20:08:05 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstxprt.dat"
2022-01-17T20:08:05 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstdmlmodels.dat"
2022-01-17T20:24:44 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstchip.dat"
2022-01-17T20:24:44 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstxnet.dat"
2022-01-17T20:24:44 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstxprt.dat"
2022-01-17T20:24:44 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstdmlmodels.dat"
2022-01-17T20:30:30 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstchip.dat"
2022-01-17T20:30:30 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstxnet.dat"
2022-01-17T20:30:30 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstxprt.dat"
2022-01-17T20:30:30 ===> "F:/PCB_PROJECT/D1/SCH/allegro/pstdmlmodels.dat"
