

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Sat Mar 11 11:25:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       DATAFLOW (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.692 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|    28|        -|       -|    -|
|Expression           |        -|     -|        0|     781|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     112|    -|
|Register             |        -|     -|      779|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    28|      779|     957|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------------+----------------------------------------+---------------------+
    |                  Instance                  |                 Module                 |      Expression     |
    +--------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88  |ama_addmuladd_18s_16s_13ns_29ns_29_4_0  |  i0 + (i1 + i2) * i3|
    |ama_submuladd_16s_16s_12ns_29s_29_4_0_U75   |ama_submuladd_16s_16s_12ns_29s_29_4_0   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_16s_16s_13ns_29s_29_4_0_U79   |ama_submuladd_16s_16s_13ns_29s_29_4_0   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95  |ama_submuladd_18s_16s_14ns_29ns_29_4_0  |  i0 + (i1 - i2) * i3|
    |mac_muladd_16s_14ns_29ns_29_4_0_U85         |mac_muladd_16s_14ns_29ns_29_4_0         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_0_U89         |mac_muladd_16s_14ns_29ns_29_4_0         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_0_U96         |mac_muladd_16s_14ns_29ns_29_4_0         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_0_U83          |mac_muladd_16s_14ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_0_U93          |mac_muladd_16s_14ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_0_U87          |mac_muladd_16s_15s_13ns_29_4_0          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_13ns_29_4_0_U90          |mac_muladd_16s_15s_13ns_29_4_0          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_0_U92          |mac_muladd_16s_15s_29ns_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_0_U80           |mac_muladd_16s_15s_29s_29_4_0           |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_0_U86           |mac_muladd_16s_15s_29s_29_4_0           |         i0 + i1 * i2|
    |mac_muladd_17s_12ns_13ns_29_4_0_U98         |mac_muladd_17s_12ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mac_muladd_17s_12ns_29s_29_4_0_U91          |mac_muladd_17s_12ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_17s_13ns_13ns_29_4_0_U94         |mac_muladd_17s_13ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mac_muladd_17s_13ns_29s_29_4_0_U97          |mac_muladd_17s_13ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_18s_13ns_13ns_29_4_0_U82         |mac_muladd_18s_13ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mac_muladd_18s_14ns_13ns_29_4_0_U77         |mac_muladd_18s_14ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mul_mul_16s_14ns_29_4_0_U71                 |mul_mul_16s_14ns_29_4_0                 |              i0 * i1|
    |mul_mul_16s_14ns_29_4_0_U73                 |mul_mul_16s_14ns_29_4_0                 |              i0 * i1|
    |mul_mul_16s_14ns_29_4_0_U78                 |mul_mul_16s_14ns_29_4_0                 |              i0 * i1|
    |mul_mul_16s_15s_29_4_0_U72                  |mul_mul_16s_15s_29_4_0                  |              i0 * i1|
    |mul_mul_16s_15s_29_4_0_U74                  |mul_mul_16s_15s_29_4_0                  |              i0 * i1|
    |mul_mul_16s_15s_29_4_0_U84                  |mul_mul_16s_15s_29_4_0                  |              i0 * i1|
    |mul_mul_17s_12ns_29_4_0_U81                 |mul_mul_17s_12ns_29_4_0                 |              i0 * i1|
    |mul_mul_17s_13ns_29_4_0_U76                 |mul_mul_17s_13ns_29_4_0                 |              i0 * i1|
    +--------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_192_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln34_12_fu_385_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln34_18_fu_413_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln34_1_fu_389_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln34_23_fu_432_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln34_29_fu_460_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln34_3_fu_417_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln34_4_fu_323_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln34_5_fu_436_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln34_7_fu_464_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln34_fu_204_p2     |         +|   0|  0|  36|          29|          29|
    |empty_fu_152_p2        |         +|   0|  0|  23|          16|          16|
    |tmp1019_fu_160_p2      |         +|   0|  0|  16|          16|          16|
    |tmp27_fu_262_p2        |         +|   0|  0|  18|          18|          18|
    |tmp2_fu_156_p2         |         +|   0|  0|  16|          16|          16|
    |tmp35_fu_281_p2        |         +|   0|  0|  24|          17|          17|
    |tmp48_fu_352_p2        |         +|   0|  0|  25|          18|          18|
    |tmp6517_fu_180_p2      |         +|   0|  0|  23|          16|          16|
    |tmp_5_fu_198_p2        |         +|   0|  0|  29|          29|          29|
    |tmp15_fu_220_p2        |         -|   0|  0|  24|          17|          17|
    |tmp19_fu_230_p2        |         -|   0|  0|  24|          17|          17|
    |tmp20_fu_240_p2        |         -|   0|  0|  25|          18|          18|
    |tmp25_fu_246_p2        |         -|   0|  0|  24|          17|          17|
    |tmp26_fu_256_p2        |         -|   0|  0|  18|          18|          18|
    |tmp33_fu_275_p2        |         -|   0|  0|  24|          17|          17|
    |tmp36_fu_303_p2        |         -|   0|  0|  36|          29|          29|
    |tmp43_fu_376_p2        |         -|   0|  0|  24|          17|          17|
    |tmp47_fu_342_p2        |         -|   0|  0|  24|          17|          17|
    |tmp_6_fu_317_p2        |         -|   0|  0|  29|          29|          29|
    |tmp_4_fu_174_p2        |        or|   0|  0|  29|          29|          13|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 781|         690|         674|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    |ap_return_5  |  14|          3|   16|         48|
    |ap_return_6  |  14|          3|   16|         48|
    |ap_return_7  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        | 112|         24|  128|        384|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                           |   1|   0|    1|          0|
    |ap_return_0_int_reg                 |  16|   0|   16|          0|
    |ap_return_1_int_reg                 |  16|   0|   16|          0|
    |ap_return_2_int_reg                 |  16|   0|   16|          0|
    |ap_return_3_int_reg                 |  16|   0|   16|          0|
    |ap_return_4_int_reg                 |  16|   0|   16|          0|
    |ap_return_5_int_reg                 |  16|   0|   16|          0|
    |ap_return_6_int_reg                 |  16|   0|   16|          0|
    |ap_return_7_int_reg                 |  16|   0|   16|          0|
    |p_read121_reg_795                   |  16|   0|   16|          0|
    |p_read1_int_reg                     |  16|   0|   16|          0|
    |p_read222_reg_789                   |  16|   0|   16|          0|
    |p_read2_int_reg                     |  16|   0|   16|          0|
    |p_read323_reg_783                   |  16|   0|   16|          0|
    |p_read3_int_reg                     |  16|   0|   16|          0|
    |p_read424_reg_775                   |  16|   0|   16|          0|
    |p_read4_int_reg                     |  16|   0|   16|          0|
    |p_read525_reg_767                   |  16|   0|   16|          0|
    |p_read5_int_reg                     |  16|   0|   16|          0|
    |p_read626_reg_759                   |  16|   0|   16|          0|
    |p_read626_reg_759_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_read6_int_reg                     |  16|   0|   16|          0|
    |p_read727_reg_751                   |  16|   0|   16|          0|
    |p_read727_reg_751_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_read7_int_reg                     |  16|   0|   16|          0|
    |p_read_64_reg_801                   |  16|   0|   16|          0|
    |p_read_64_reg_801_pp0_iter1_reg     |  16|   0|   16|          0|
    |p_read_int_reg                      |  16|   0|   16|          0|
    |sext_ln32_12_reg_814                |  29|   0|   29|          0|
    |sext_ln32_12_reg_814_pp0_iter1_reg  |  29|   0|   29|          0|
    |sext_ln32_9_reg_808                 |  29|   0|   29|          0|
    |sext_ln32_9_reg_808_pp0_iter1_reg   |  29|   0|   29|          0|
    |sext_ln32_reg_826                   |  17|   0|   17|          0|
    |tmp20_reg_842                       |  18|   0|   18|          0|
    |tmp33_reg_859                       |  17|   0|   17|          0|
    |tmp48_reg_875                       |  18|   0|   18|          0|
    |trunc_ln34_4_reg_864                |  16|   0|   16|          0|
    |trunc_ln_reg_831                    |  16|   0|   16|          0|
    |trunc_ln34_4_reg_864                |  64|  32|   16|          0|
    |trunc_ln_reg_831                    |  64|  32|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 779|  64|  683|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_6  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_7  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|p_read       |   in|   16|     ap_none|        p_read|        scalar|
|p_read1      |   in|   16|     ap_none|       p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|       p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|       p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|       p_read4|        scalar|
|p_read5      |   in|   16|     ap_none|       p_read5|        scalar|
|p_read6      |   in|   16|     ap_none|       p_read6|        scalar|
|p_read7      |   in|   16|     ap_none|       p_read7|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read727 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 7 'read' 'p_read727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read626 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 8 'read' 'p_read626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read525 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 9 'read' 'p_read525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read424 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 10 'read' 'p_read424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read323 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 11 'read' 'p_read323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read222 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 12 'read' 'p_read222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read121 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 13 'read' 'p_read121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 14 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln32_9 = sext i16 %p_read121" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 15 'sext' 'sext_ln32_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 16 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln32_12 = sext i16 %p_read222" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 17 'sext' 'sext_ln32_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 18 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln32_14 = sext i16 %p_read323" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 19 'sext' 'sext_ln32_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 20 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 21 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i16 %p_read_64" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 22 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %p_read_64, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i16 %p_read121" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 24 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i16 %p_read222" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 25 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i16 %p_read323" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 26 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %p_read424" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 27 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i16 %p_read424" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 28 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln32_4 = sext i16 %p_read525" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 29 'sext' 'sext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln32_5 = sext i16 %p_read525" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 30 'sext' 'sext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 31 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln32_7 = sext i16 %p_read727" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 32 'sext' 'sext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %p_read727, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%empty = add i16 %p_read222, i16 %p_read121" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 34 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %p_read525, i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 35 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%tmp1019 = add i16 %tmp2, i16 %empty" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 36 'add' 'tmp1019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp1019, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 37 'bitconcatenate' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = or i29 %tmp, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 38 'or' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%tmp6517 = add i16 %p_read424, i16 %p_read323" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 39 'add' 'tmp6517' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp6517, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 40 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i29 %tmp_4, i29 %shl_ln" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 41 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%tmp_5 = add i29 %add_ln32, i29 %tmp5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 42 'add' 'tmp_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.86ns)   --->   "%add_ln34 = add i29 %tmp_5, i29 %tmp4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 43 'add' 'add_ln34' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 45 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp12 = sub i17 %sext_ln32_3, i17 %sext_ln22_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 46 'sub' 'tmp12' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp12_cast = sext i17 %tmp12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 47 'sext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp13 = mul i29 %tmp12_cast, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 48 'mul' 'tmp13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%tmp15 = sub i17 %sext_ln32_2, i17 %sext_ln32_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 49 'sub' 'tmp15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp15_cast15 = sext i17 %tmp15" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 50 'sext' 'tmp15_cast15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 51 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%tmp19 = sub i17 %sext_ln32_1, i17 %sext_ln32_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 52 'sub' 'tmp19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp19_cast = sext i17 %tmp19" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 53 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%tmp20 = sub i18 %tmp19_cast, i18 %sext_ln32_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 54 'sub' 'tmp20' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%tmp25 = sub i17 %sext_ln32, i17 %sext_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 55 'sub' 'tmp25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i17 %tmp25" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 56 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = sub i18 %tmp25_cast, i18 %sext_ln22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 57 'sub' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp27 = add i18 %tmp26, i18 %sext_ln32_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 58 'add' 'tmp27' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i18 %tmp27" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 59 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln32_1 = mul i29 %tmp27_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 60 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 61 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln32_13 = sext i16 %p_read525" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 62 'sext' 'sext_ln32_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 63 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp30 = sub i17 %sext_ln22_1, i17 %sext_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 64 'sub' 'tmp30' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp30_cast = sext i17 %tmp30" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 65 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp31 = mul i29 %tmp30_cast, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 66 'mul' 'tmp31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%tmp33 = sub i17 %sext_ln22_2, i17 %sext_ln32_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 67 'sub' 'tmp33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%tmp35 = add i17 %sext_ln22_2, i17 %sext_ln32_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 68 'add' 'tmp35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i17 %tmp35" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 69 'sext' 'tmp35_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_29 = trunc i17 %tmp35" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 70 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty_29, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 71 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.86ns)   --->   "%tmp36 = sub i29 %tmp35_cast, i29 %p_shl1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 72 'sub' 'tmp36' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %empty, i13 0" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 73 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_6 = sub i29 %tmp36, i29 %p_shl" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 74 'sub' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_4 = add i29 %tmp_6, i29 %tmp_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 75 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_4, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 76 'partselect' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 77 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln32_15 = sext i16 %p_read424" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 78 'sext' 'sext_ln32_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_19)   --->   "%mul_ln22_9 = mul i29 %sext_ln32_15, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 79 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [4/4] (0.53ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 80 'mul' 'tmp41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%tmp47 = sub i17 %sext_ln32_2, i17 %sext_ln32_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 81 'sub' 'tmp47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp47_cast = sext i17 %tmp47" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 82 'sext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%tmp48 = add i18 %tmp47_cast, i18 %sext_ln32_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 83 'add' 'tmp48' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_24)   --->   "%mul_ln32_5 = mul i29 %tmp27_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 84 'mul' 'mul_ln32_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 85 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_25)   --->   "%mul_ln22_12 = mul i29 %sext_ln32_15, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 86 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 87 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 88 'sext' 'sext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln32_6 = sext i16 %p_read727" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 89 'sext' 'sext_ln32_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln32_8 = sext i16 %p_read_64" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 90 'sext' 'sext_ln32_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln22 = mul i29 %sext_ln32_8, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 91 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 92 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln32_10 = sext i16 %p_read626" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 93 'sext' 'sext_ln32_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln22_2 = mul i29 %sext_ln32_10, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 94 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln32_11 = sext i16 %p_read727" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 95 'sext' 'sext_ln32_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_11)   --->   "%mul_ln22_3 = mul i29 %sext_ln32_11, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 96 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp13 = mul i29 %tmp12_cast, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 97 'mul' 'tmp13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 98 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp21 = add i18 %tmp20, i18 %sext_ln22_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 99 'add' 'tmp21' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp21_cast = sext i18 %tmp21" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 100 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp22 = mul i29 %tmp21_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 101 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln32_1 = mul i29 %tmp27_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 102 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_15)   --->   "%mul_ln22_4 = mul i29 %sext_ln32_8, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 103 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 104 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 105 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_17)   --->   "%mul_ln22_7 = mul i29 %sext_ln32_11, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 106 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp31 = mul i29 %tmp30_cast, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 107 'mul' 'tmp31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp33_cast17 = sext i17 %tmp33" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 108 'sext' 'tmp33_cast17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_16)   --->   "%mul_ln32_2 = mul i29 %tmp33_cast17, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 109 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_20)   --->   "%mul_ln32_3 = mul i29 %sext_ln32_9, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 110 'mul' 'mul_ln32_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 111 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_19)   --->   "%mul_ln22_9 = mul i29 %sext_ln32_15, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 112 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_21)   --->   "%mul_ln22_10 = mul i29 %sext_ln32_10, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 113 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [3/4] (0.53ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 114 'mul' 'tmp41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.78ns)   --->   "%tmp43 = sub i17 %sext_ln32, i17 %sext_ln32_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 115 'sub' 'tmp43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln32_16 = sext i17 %tmp43" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 116 'sext' 'sext_ln32_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_22)   --->   "%mul_ln32_4 = mul i29 %sext_ln32_16, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 117 'mul' 'mul_ln32_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (1.69ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp49 = sub i18 %tmp48, i18 %sext_ln22_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 118 'sub' 'tmp49' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp49_cast = sext i18 %tmp49" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 119 'sext' 'tmp49_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp50 = mul i29 %tmp49_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 120 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_24)   --->   "%mul_ln32_5 = mul i29 %tmp27_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 121 'mul' 'mul_ln32_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_26)   --->   "%mul_ln32_6 = mul i29 %sext_ln32_12, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 122 'mul' 'mul_ln32_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 123 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_25)   --->   "%mul_ln22_12 = mul i29 %sext_ln32_15, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 124 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 125 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_27)   --->   "%tmp59 = mul i29 %tmp33_cast17, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 126 'mul' 'tmp59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [3/3] (0.99ns) (grouped into DSP with root node add_ln34_28)   --->   "%mul_ln32_7 = mul i29 %sext_ln32_16, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 127 'mul' 'mul_ln32_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 128 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln22 = mul i29 %sext_ln32_8, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 128 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_1 = mul i29 %sext_ln32_9, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 129 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln22_2 = mul i29 %sext_ln32_10, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 130 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_11)   --->   "%mul_ln22_3 = mul i29 %sext_ln32_11, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 131 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_8)   --->   "%tmp13 = mul i29 %tmp12_cast, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 132 'mul' 'tmp13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 133 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_8 = add i29 %mul_ln22_1, i29 %tmp13" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 134 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp22 = mul i29 %tmp21_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 135 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_13)   --->   "%mul_ln32_1 = mul i29 %tmp27_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 136 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln32_1, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 137 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_15)   --->   "%mul_ln22_4 = mul i29 %sext_ln32_8, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 138 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_5 = mul i29 %sext_ln32_12, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 139 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 140 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_17)   --->   "%mul_ln22_7 = mul i29 %sext_ln32_11, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 141 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_14)   --->   "%tmp31 = mul i29 %tmp30_cast, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 142 'mul' 'tmp31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_16)   --->   "%mul_ln32_2 = mul i29 %tmp33_cast17, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 143 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %mul_ln22_5, i29 %tmp31" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 144 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_20)   --->   "%mul_ln32_3 = mul i29 %sext_ln32_9, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 145 'mul' 'mul_ln32_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_8 = mul i29 %sext_ln32_14, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 146 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_19)   --->   "%mul_ln22_9 = mul i29 %sext_ln32_15, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 147 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_21)   --->   "%mul_ln22_10 = mul i29 %sext_ln32_10, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 148 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/4] (0.53ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 149 'mul' 'tmp41' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_22)   --->   "%mul_ln32_4 = mul i29 %sext_ln32_16, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 150 'mul' 'mul_ln32_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_19 = add i29 %mul_ln22_8, i29 %mul_ln22_9" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 151 'add' 'add_ln34_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp50 = mul i29 %tmp49_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 152 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_24)   --->   "%mul_ln32_5 = mul i29 %tmp27_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 153 'mul' 'mul_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_24 = add i29 %mul_ln32_5, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 154 'add' 'add_ln34_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_26)   --->   "%mul_ln32_6 = mul i29 %sext_ln32_12, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 155 'mul' 'mul_ln32_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_11 = mul i29 %sext_ln32_14, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 156 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_25)   --->   "%mul_ln22_12 = mul i29 %sext_ln32_15, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 157 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 158 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_27)   --->   "%tmp59 = mul i29 %tmp33_cast17, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 159 'mul' 'tmp59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [2/3] (0.99ns) (grouped into DSP with root node add_ln34_28)   --->   "%mul_ln32_7 = mul i29 %sext_ln32_16, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 160 'mul' 'mul_ln32_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_25 = add i29 %mul_ln22_11, i29 %mul_ln22_12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 161 'add' 'add_ln34_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_9)   --->   "%mul_ln22 = mul i29 %sext_ln32_8, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 162 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_10)   --->   "%mul_ln22_2 = mul i29 %sext_ln32_10, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 163 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_11)   --->   "%mul_ln22_3 = mul i29 %sext_ln32_11, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 164 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln32 = mul i29 %tmp15_cast15, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 165 'mul' 'mul_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_8 = add i29 %mul_ln22_1, i29 %tmp13" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 166 'add' 'add_ln34_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %add_ln34_8, i29 %mul_ln22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 167 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln32, i29 %mul_ln22_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 168 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_11 = add i29 %mul_ln22_3, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 169 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_2)   --->   "%tmp22 = mul i29 %tmp21_cast, i29 4433" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 170 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_13 = add i29 %mul_ln32_1, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 171 'add' 'add_ln34_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_2 = add i29 %add_ln34_13, i29 %tmp22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 172 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_15)   --->   "%mul_ln22_4 = mul i29 %sext_ln32_8, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 173 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_6 = mul i29 %sext_ln32_13, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 174 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_17)   --->   "%mul_ln22_7 = mul i29 %sext_ln32_11, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 175 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_16)   --->   "%mul_ln32_2 = mul i29 %tmp33_cast17, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 176 'mul' 'mul_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 177 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_14 = add i29 %mul_ln22_5, i29 %tmp31" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 177 'add' 'add_ln34_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_15 = add i29 %add_ln34_14, i29 %mul_ln22_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 178 'add' 'add_ln34_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_16 = add i29 %mul_ln22_6, i29 %mul_ln32_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 179 'add' 'add_ln34_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_17 = add i29 %mul_ln22_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 180 'add' 'add_ln34_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_20)   --->   "%mul_ln32_3 = mul i29 %sext_ln32_9, i29 536859550" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 181 'mul' 'mul_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_21)   --->   "%mul_ln22_10 = mul i29 %sext_ln32_10, i29 11363" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 182 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp41 = mul i29 %tmp15_cast15, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 183 'mul' 'tmp41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_22)   --->   "%mul_ln32_4 = mul i29 %sext_ln32_16, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 184 'mul' 'mul_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_19 = add i29 %mul_ln22_8, i29 %mul_ln22_9" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 185 'add' 'add_ln34_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_20 = add i29 %add_ln34_19, i29 %mul_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 186 'add' 'add_ln34_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_21 = add i29 %tmp41, i29 %mul_ln22_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 187 'add' 'add_ln34_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_22 = add i29 %mul_ln32_4, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 188 'add' 'add_ln34_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_6)   --->   "%tmp50 = mul i29 %tmp49_cast, i29 10703" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 189 'mul' 'tmp50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_24 = add i29 %mul_ln32_5, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 190 'add' 'add_ln34_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_6 = add i29 %add_ln34_24, i29 %tmp50" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 191 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_26)   --->   "%mul_ln32_6 = mul i29 %sext_ln32_12, i29 9633" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 192 'mul' 'mul_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln22_13 = mul i29 %sext_ln32_13, i29 536861280" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 193 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_27)   --->   "%tmp59 = mul i29 %tmp33_cast17, i29 6436" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22]   --->   Operation 194 'mul' 'tmp59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node add_ln34_28)   --->   "%mul_ln32_7 = mul i29 %sext_ln32_16, i29 2260" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32]   --->   Operation 195 'mul' 'mul_ln32_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_25 = add i29 %mul_ln22_11, i29 %mul_ln22_12" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 196 'add' 'add_ln34_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_26 = add i29 %add_ln34_25, i29 %mul_ln32_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 197 'add' 'add_ln34_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_27 = add i29 %mul_ln22_13, i29 %tmp59" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 198 'add' 'add_ln34_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_28 = add i29 %mul_ln32_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 199 'add' 'add_ln34_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_9 = add i29 %add_ln34_8, i29 %mul_ln22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 200 'add' 'add_ln34_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_10 = add i29 %mul_ln32, i29 %mul_ln22_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 201 'add' 'add_ln34_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_11 = add i29 %mul_ln22_3, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 202 'add' 'add_ln34_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_12 = add i29 %add_ln34_11, i29 %add_ln34_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 203 'add' 'add_ln34_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i29 %add_ln34_12, i29 %add_ln34_9" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 204 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_1, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 205 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_2 = add i29 %add_ln34_13, i29 %tmp22" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 206 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_2, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 207 'partselect' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_15 = add i29 %add_ln34_14, i29 %mul_ln22_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 208 'add' 'add_ln34_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 209 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_16 = add i29 %mul_ln22_6, i29 %mul_ln32_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 209 'add' 'add_ln34_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_17 = add i29 %mul_ln22_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 210 'add' 'add_ln34_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_18 = add i29 %add_ln34_17, i29 %add_ln34_16" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 211 'add' 'add_ln34_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_3 = add i29 %add_ln34_18, i29 %add_ln34_15" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 212 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_3, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 213 'partselect' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_20 = add i29 %add_ln34_19, i29 %mul_ln32_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 214 'add' 'add_ln34_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_21 = add i29 %tmp41, i29 %mul_ln22_10" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 215 'add' 'add_ln34_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_22 = add i29 %mul_ln32_4, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 216 'add' 'add_ln34_22' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_23 = add i29 %add_ln34_22, i29 %add_ln34_21" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 217 'add' 'add_ln34_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i29 %add_ln34_23, i29 %add_ln34_20" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 218 'add' 'add_ln34_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_5, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 219 'partselect' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_6 = add i29 %add_ln34_24, i29 %tmp50" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 220 'add' 'add_ln34_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_6, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 221 'partselect' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_26 = add i29 %add_ln34_25, i29 %mul_ln32_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 222 'add' 'add_ln34_26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_27 = add i29 %mul_ln22_13, i29 %tmp59" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 223 'add' 'add_ln34_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34_28 = add i29 %mul_ln32_7, i29 4096" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 224 'add' 'add_ln34_28' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_29 = add i29 %add_ln34_28, i29 %add_ln34_27" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 225 'add' 'add_ln34_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add i29 %add_ln34_29, i29 %add_ln34_26" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 226 'add' 'add_ln34_7' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln34_7, i32 13, i32 28" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34]   --->   Operation 227 'partselect' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i16 %trunc_ln" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 228 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i16 %trunc_ln34_1" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 229 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i16 %trunc_ln34_2" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 230 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i16 %trunc_ln34_3" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 231 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i16 %trunc_ln34_4" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 232 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i16 %trunc_ln34_5" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 233 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i16 %trunc_ln34_6" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 234 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i16 %trunc_ln34_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 235 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i128 %mrv_7" [Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:36]   --->   Operation 236 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read727    (read          ) [ 0111000]
p_read626    (read          ) [ 0111000]
p_read525    (read          ) [ 0110000]
p_read424    (read          ) [ 0110000]
p_read323    (read          ) [ 0110000]
p_read222    (read          ) [ 0110000]
p_read121    (read          ) [ 0110000]
p_read_64    (read          ) [ 0111000]
sext_ln32_9  (sext          ) [ 0111110]
sext_ln32_12 (sext          ) [ 0111110]
sext_ln32_14 (sext          ) [ 0111100]
sext_ln32    (sext          ) [ 0101000]
tmp          (bitconcatenate) [ 0000000]
sext_ln32_1  (sext          ) [ 0000000]
sext_ln32_2  (sext          ) [ 0000000]
sext_ln32_3  (sext          ) [ 0000000]
sext_ln22    (sext          ) [ 0000000]
sext_ln22_1  (sext          ) [ 0000000]
sext_ln32_4  (sext          ) [ 0000000]
sext_ln32_5  (sext          ) [ 0000000]
sext_ln22_2  (sext          ) [ 0000000]
sext_ln32_7  (sext          ) [ 0000000]
shl_ln       (bitconcatenate) [ 0000000]
empty        (add           ) [ 0000000]
tmp2         (add           ) [ 0000000]
tmp1019      (add           ) [ 0000000]
tmp4         (bitconcatenate) [ 0000000]
tmp_4        (or            ) [ 0000000]
tmp6517      (add           ) [ 0000000]
tmp5         (bitconcatenate) [ 0000000]
add_ln32     (add           ) [ 0000000]
tmp_5        (add           ) [ 0000000]
add_ln34     (add           ) [ 0000000]
trunc_ln     (partselect    ) [ 0101111]
tmp12        (sub           ) [ 0000000]
tmp12_cast   (sext          ) [ 0101100]
tmp15        (sub           ) [ 0000000]
tmp15_cast15 (sext          ) [ 0101110]
tmp19        (sub           ) [ 0000000]
tmp19_cast   (sext          ) [ 0000000]
tmp20        (sub           ) [ 0101000]
tmp25        (sub           ) [ 0000000]
tmp25_cast   (sext          ) [ 0000000]
tmp26        (sub           ) [ 0000000]
tmp27        (add           ) [ 0000000]
tmp27_cast   (sext          ) [ 0101100]
sext_ln32_13 (sext          ) [ 0101110]
tmp30        (sub           ) [ 0000000]
tmp30_cast   (sext          ) [ 0101100]
tmp33        (sub           ) [ 0101000]
tmp35        (add           ) [ 0000000]
tmp35_cast   (sext          ) [ 0000000]
empty_29     (trunc         ) [ 0000000]
p_shl1       (bitconcatenate) [ 0000000]
tmp36        (sub           ) [ 0000000]
p_shl        (bitconcatenate) [ 0000000]
tmp_6        (sub           ) [ 0000000]
add_ln34_4   (add           ) [ 0000000]
trunc_ln34_4 (partselect    ) [ 0101111]
sext_ln32_15 (sext          ) [ 0101100]
tmp47        (sub           ) [ 0000000]
tmp47_cast   (sext          ) [ 0000000]
tmp48        (add           ) [ 0101000]
sext_ln22_3  (sext          ) [ 0000000]
sext_ln32_6  (sext          ) [ 0000000]
sext_ln32_8  (sext          ) [ 0100110]
sext_ln32_10 (sext          ) [ 0100110]
sext_ln32_11 (sext          ) [ 0100110]
tmp21        (add           ) [ 0000000]
tmp21_cast   (sext          ) [ 0100110]
tmp33_cast17 (sext          ) [ 0100110]
tmp43        (sub           ) [ 0000000]
sext_ln32_16 (sext          ) [ 0100110]
tmp49        (sub           ) [ 0000000]
tmp49_cast   (sext          ) [ 0100110]
mul_ln22_1   (mul           ) [ 0100010]
tmp13        (mul           ) [ 0100010]
mul_ln32_1   (mul           ) [ 0100010]
mul_ln22_5   (mul           ) [ 0100010]
tmp31        (mul           ) [ 0100010]
mul_ln22_8   (mul           ) [ 0100010]
mul_ln22_9   (mul           ) [ 0100010]
mul_ln32_5   (mul           ) [ 0100010]
mul_ln22_11  (mul           ) [ 0100010]
mul_ln22_12  (mul           ) [ 0100010]
mul_ln22     (mul           ) [ 0100001]
mul_ln22_2   (mul           ) [ 0100001]
mul_ln22_3   (mul           ) [ 0100001]
mul_ln32     (mul           ) [ 0100001]
add_ln34_8   (add           ) [ 0100001]
tmp22        (mul           ) [ 0100001]
add_ln34_13  (add           ) [ 0100001]
mul_ln22_4   (mul           ) [ 0100001]
mul_ln22_6   (mul           ) [ 0100001]
mul_ln22_7   (mul           ) [ 0100001]
mul_ln32_2   (mul           ) [ 0100001]
add_ln34_14  (add           ) [ 0100001]
mul_ln32_3   (mul           ) [ 0100001]
mul_ln22_10  (mul           ) [ 0100001]
tmp41        (mul           ) [ 0100001]
mul_ln32_4   (mul           ) [ 0100001]
add_ln34_19  (add           ) [ 0100001]
tmp50        (mul           ) [ 0100001]
add_ln34_24  (add           ) [ 0100001]
mul_ln32_6   (mul           ) [ 0100001]
mul_ln22_13  (mul           ) [ 0100001]
tmp59        (mul           ) [ 0100001]
mul_ln32_7   (mul           ) [ 0100001]
add_ln34_25  (add           ) [ 0100001]
add_ln34_9   (add           ) [ 0000000]
add_ln34_10  (add           ) [ 0000000]
add_ln34_11  (add           ) [ 0000000]
add_ln34_12  (add           ) [ 0000000]
add_ln34_1   (add           ) [ 0000000]
trunc_ln34_1 (partselect    ) [ 0000000]
add_ln34_2   (add           ) [ 0000000]
trunc_ln34_2 (partselect    ) [ 0000000]
add_ln34_15  (add           ) [ 0000000]
add_ln34_16  (add           ) [ 0000000]
add_ln34_17  (add           ) [ 0000000]
add_ln34_18  (add           ) [ 0000000]
add_ln34_3   (add           ) [ 0000000]
trunc_ln34_3 (partselect    ) [ 0000000]
add_ln34_20  (add           ) [ 0000000]
add_ln34_21  (add           ) [ 0000000]
add_ln34_22  (add           ) [ 0000000]
add_ln34_23  (add           ) [ 0000000]
add_ln34_5   (add           ) [ 0000000]
trunc_ln34_5 (partselect    ) [ 0000000]
add_ln34_6   (add           ) [ 0000000]
trunc_ln34_6 (partselect    ) [ 0000000]
add_ln34_26  (add           ) [ 0000000]
add_ln34_27  (add           ) [ 0000000]
add_ln34_28  (add           ) [ 0000000]
add_ln34_29  (add           ) [ 0000000]
add_ln34_7   (add           ) [ 0000000]
trunc_ln34_7 (partselect    ) [ 0000000]
mrv          (insertvalue   ) [ 0000000]
mrv_1        (insertvalue   ) [ 0000000]
mrv_2        (insertvalue   ) [ 0000000]
mrv_3        (insertvalue   ) [ 0000000]
mrv_4        (insertvalue   ) [ 0000000]
mrv_5        (insertvalue   ) [ 0000000]
mrv_6        (insertvalue   ) [ 0000000]
mrv_7        (insertvalue   ) [ 0000000]
ret_ln36     (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read727_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read727/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read626_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read626/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read525_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read525/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read424_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read424/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read323_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read323/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read222_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read222/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read121_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read121/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_64_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_64/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln32_9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln32_12_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_12/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln32_14_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_14/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln32_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="1"/>
<pin id="110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="29" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="1"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln32_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln32_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln32_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_3/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sext_ln22_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="1"/>
<pin id="129" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln22_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sext_ln32_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="1"/>
<pin id="135" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_4/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln32_5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_5/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln22_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="1"/>
<pin id="141" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln32_7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="1"/>
<pin id="144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_7/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="29" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="1"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="1"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp1019_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1019/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="29" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="29" slack="0"/>
<pin id="176" dir="0" index="1" bw="29" slack="0"/>
<pin id="177" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp6517_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6517/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp5_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="29" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln32_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="29" slack="0"/>
<pin id="194" dir="0" index="1" bw="29" slack="0"/>
<pin id="195" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="29" slack="0"/>
<pin id="200" dir="0" index="1" bw="29" slack="0"/>
<pin id="201" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln34_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="29" slack="0"/>
<pin id="206" dir="0" index="1" bw="29" slack="0"/>
<pin id="207" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="29" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp15_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp15/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp15_cast15_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp15_cast15/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp19_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp19/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp19_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="0"/>
<pin id="238" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp19_cast/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp20_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp20/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp25_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp25/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp25_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="17" slack="0"/>
<pin id="254" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp25_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp26_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp26/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp27_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp27/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp27_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp27_cast/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln32_13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_13/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp33_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp33/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp35_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp35/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp35_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="17" slack="0"/>
<pin id="289" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp35_cast/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_29_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_shl1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="29" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp36_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="17" slack="0"/>
<pin id="305" dir="0" index="1" bw="29" slack="0"/>
<pin id="306" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp36/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_shl_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="29" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_6_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="29" slack="0"/>
<pin id="319" dir="0" index="1" bw="29" slack="0"/>
<pin id="320" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln34_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="29" slack="0"/>
<pin id="325" dir="0" index="1" bw="29" slack="0"/>
<pin id="326" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln34_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="29" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln32_15_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_15/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp47_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp47/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp47_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="0"/>
<pin id="350" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp47_cast/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp48_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp48/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln22_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="2"/>
<pin id="360" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln32_6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="2"/>
<pin id="363" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_6/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln32_8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2"/>
<pin id="366" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_8/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln32_10_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="2"/>
<pin id="369" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_10/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln32_11_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="2"/>
<pin id="372" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_11/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp33_cast17_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="17" slack="1"/>
<pin id="375" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp33_cast17/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp43_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp43/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln32_16_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="17" slack="0"/>
<pin id="383" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_16/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln34_12_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="29" slack="0"/>
<pin id="387" dir="0" index="1" bw="29" slack="0"/>
<pin id="388" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_12/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln34_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="29" slack="0"/>
<pin id="391" dir="0" index="1" bw="29" slack="0"/>
<pin id="392" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln34_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="29" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_1/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln34_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="29" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_2/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln34_18_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="29" slack="0"/>
<pin id="415" dir="0" index="1" bw="29" slack="0"/>
<pin id="416" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_18/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln34_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="29" slack="0"/>
<pin id="419" dir="0" index="1" bw="29" slack="0"/>
<pin id="420" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln34_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="29" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_3/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln34_23_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="29" slack="0"/>
<pin id="434" dir="0" index="1" bw="29" slack="0"/>
<pin id="435" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_23/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln34_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="29" slack="0"/>
<pin id="438" dir="0" index="1" bw="29" slack="0"/>
<pin id="439" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln34_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="29" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_5/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln34_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="29" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_6/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln34_29_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="29" slack="0"/>
<pin id="462" dir="0" index="1" bw="29" slack="0"/>
<pin id="463" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_29/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln34_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="29" slack="0"/>
<pin id="466" dir="0" index="1" bw="29" slack="0"/>
<pin id="467" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln34_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="29" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln34_7/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="mrv_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="128" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="4"/>
<pin id="482" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mrv_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="128" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mrv_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="128" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mrv_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="128" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mrv_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="128" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="4"/>
<pin id="505" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="mrv_5_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="128" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="mrv_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="128" slack="0"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mrv_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="128" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/6 "/>
</bind>
</comp>

<comp id="525" class="1007" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="14" slack="0"/>
<pin id="528" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/1 "/>
</bind>
</comp>

<comp id="531" class="1007" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="15" slack="0"/>
<pin id="534" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_5/1 "/>
</bind>
</comp>

<comp id="537" class="1007" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="14" slack="0"/>
<pin id="540" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_8/1 "/>
</bind>
</comp>

<comp id="543" class="1007" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="15" slack="0"/>
<pin id="546" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_11/1 "/>
</bind>
</comp>

<comp id="549" class="1007" name="grp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="12" slack="0"/>
<pin id="553" dir="0" index="3" bw="29" slack="0"/>
<pin id="554" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp12/2 tmp12_cast/2 tmp13/2 add_ln34_8/4 "/>
</bind>
</comp>

<comp id="559" class="1007" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="17" slack="0"/>
<pin id="561" dir="0" index="1" bw="13" slack="0"/>
<pin id="562" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/2 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="0"/>
<pin id="567" dir="0" index="1" bw="14" slack="0"/>
<pin id="568" dir="0" index="2" bw="13" slack="0"/>
<pin id="569" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_1/2 add_ln34_13/4 "/>
</bind>
</comp>

<comp id="573" class="1007" name="grp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="14" slack="0"/>
<pin id="576" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_6/2 "/>
</bind>
</comp>

<comp id="579" class="1007" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="0" index="2" bw="13" slack="0"/>
<pin id="583" dir="0" index="3" bw="29" slack="0"/>
<pin id="584" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp30/2 tmp30_cast/2 tmp31/2 add_ln34_14/4 "/>
</bind>
</comp>

<comp id="589" class="1007" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="15" slack="0"/>
<pin id="592" dir="0" index="2" bw="29" slack="0"/>
<pin id="593" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_9/2 add_ln34_19/4 "/>
</bind>
</comp>

<comp id="597" class="1007" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="0"/>
<pin id="600" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp41/2 "/>
</bind>
</comp>

<comp id="603" class="1007" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="18" slack="0"/>
<pin id="605" dir="0" index="1" bw="13" slack="0"/>
<pin id="606" dir="0" index="2" bw="13" slack="0"/>
<pin id="607" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_5/2 add_ln34_24/4 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="0" index="1" bw="14" slack="0"/>
<pin id="614" dir="0" index="2" bw="29" slack="0"/>
<pin id="615" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_12/2 add_ln34_25/4 "/>
</bind>
</comp>

<comp id="619" class="1007" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="0" index="1" bw="15" slack="0"/>
<pin id="622" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_13/2 "/>
</bind>
</comp>

<comp id="625" class="1007" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="14" slack="0"/>
<pin id="628" dir="0" index="2" bw="29" slack="0"/>
<pin id="629" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/3 add_ln34_9/5 "/>
</bind>
</comp>

<comp id="634" class="1007" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="15" slack="0"/>
<pin id="637" dir="0" index="2" bw="29" slack="0"/>
<pin id="638" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_2/3 add_ln34_10/5 "/>
</bind>
</comp>

<comp id="643" class="1007" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="15" slack="0"/>
<pin id="646" dir="0" index="2" bw="13" slack="0"/>
<pin id="647" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_3/3 add_ln34_11/5 "/>
</bind>
</comp>

<comp id="652" class="1007" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="18" slack="1"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="13" slack="0"/>
<pin id="656" dir="0" index="3" bw="29" slack="0"/>
<pin id="657" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp21/3 tmp21_cast/3 tmp22/3 add_ln34_2/5 "/>
</bind>
</comp>

<comp id="662" class="1007" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="14" slack="0"/>
<pin id="665" dir="0" index="2" bw="29" slack="0"/>
<pin id="666" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_4/3 add_ln34_15/5 "/>
</bind>
</comp>

<comp id="671" class="1007" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="15" slack="0"/>
<pin id="674" dir="0" index="2" bw="13" slack="0"/>
<pin id="675" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_7/3 add_ln34_17/5 "/>
</bind>
</comp>

<comp id="680" class="1007" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="17" slack="0"/>
<pin id="682" dir="0" index="1" bw="12" slack="0"/>
<pin id="683" dir="0" index="2" bw="29" slack="0"/>
<pin id="684" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_2/3 add_ln34_16/5 "/>
</bind>
</comp>

<comp id="689" class="1007" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="1"/>
<pin id="691" dir="0" index="1" bw="15" slack="0"/>
<pin id="692" dir="0" index="2" bw="29" slack="0"/>
<pin id="693" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_3/3 add_ln34_20/5 "/>
</bind>
</comp>

<comp id="697" class="1007" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="0" index="1" bw="14" slack="0"/>
<pin id="700" dir="0" index="2" bw="29" slack="0"/>
<pin id="701" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22_10/3 add_ln34_21/5 "/>
</bind>
</comp>

<comp id="706" class="1007" name="grp_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="17" slack="0"/>
<pin id="708" dir="0" index="1" bw="13" slack="0"/>
<pin id="709" dir="0" index="2" bw="13" slack="0"/>
<pin id="710" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_4/3 add_ln34_22/5 "/>
</bind>
</comp>

<comp id="715" class="1007" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="1"/>
<pin id="717" dir="0" index="1" bw="16" slack="0"/>
<pin id="718" dir="0" index="2" bw="14" slack="0"/>
<pin id="719" dir="0" index="3" bw="29" slack="0"/>
<pin id="720" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="tmp49/3 tmp49_cast/3 tmp50/3 add_ln34_6/5 "/>
</bind>
</comp>

<comp id="725" class="1007" name="grp_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="1"/>
<pin id="727" dir="0" index="1" bw="14" slack="0"/>
<pin id="728" dir="0" index="2" bw="29" slack="0"/>
<pin id="729" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_6/3 add_ln34_26/5 "/>
</bind>
</comp>

<comp id="733" class="1007" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="17" slack="0"/>
<pin id="735" dir="0" index="1" bw="13" slack="0"/>
<pin id="736" dir="0" index="2" bw="29" slack="0"/>
<pin id="737" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp59/3 add_ln34_27/5 "/>
</bind>
</comp>

<comp id="742" class="1007" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="17" slack="0"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="0" index="2" bw="13" slack="0"/>
<pin id="746" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln32_7/3 add_ln34_28/5 "/>
</bind>
</comp>

<comp id="751" class="1005" name="p_read727_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read727 "/>
</bind>
</comp>

<comp id="759" class="1005" name="p_read626_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read626 "/>
</bind>
</comp>

<comp id="767" class="1005" name="p_read525_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="1"/>
<pin id="769" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read525 "/>
</bind>
</comp>

<comp id="775" class="1005" name="p_read424_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read424 "/>
</bind>
</comp>

<comp id="783" class="1005" name="p_read323_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="1"/>
<pin id="785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read323 "/>
</bind>
</comp>

<comp id="789" class="1005" name="p_read222_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read222 "/>
</bind>
</comp>

<comp id="795" class="1005" name="p_read121_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="1"/>
<pin id="797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read121 "/>
</bind>
</comp>

<comp id="801" class="1005" name="p_read_64_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_64 "/>
</bind>
</comp>

<comp id="808" class="1005" name="sext_ln32_9_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="29" slack="1"/>
<pin id="810" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_9 "/>
</bind>
</comp>

<comp id="814" class="1005" name="sext_ln32_12_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="29" slack="1"/>
<pin id="816" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_12 "/>
</bind>
</comp>

<comp id="820" class="1005" name="sext_ln32_14_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="29" slack="1"/>
<pin id="822" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_14 "/>
</bind>
</comp>

<comp id="826" class="1005" name="sext_ln32_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="17" slack="1"/>
<pin id="828" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32 "/>
</bind>
</comp>

<comp id="831" class="1005" name="trunc_ln_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="4"/>
<pin id="833" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp15_cast15_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="29" slack="1"/>
<pin id="838" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp15_cast15 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp20_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="18" slack="1"/>
<pin id="844" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp20 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp27_cast_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="29" slack="1"/>
<pin id="849" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp27_cast "/>
</bind>
</comp>

<comp id="853" class="1005" name="sext_ln32_13_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="29" slack="1"/>
<pin id="855" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_13 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp33_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="17" slack="1"/>
<pin id="861" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp33 "/>
</bind>
</comp>

<comp id="864" class="1005" name="trunc_ln34_4_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="4"/>
<pin id="866" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln34_4 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sext_ln32_15_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="29" slack="1"/>
<pin id="871" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_15 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp48_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="18" slack="1"/>
<pin id="877" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp48 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sext_ln32_8_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="29" slack="1"/>
<pin id="882" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_8 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sext_ln32_10_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="29" slack="1"/>
<pin id="888" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_10 "/>
</bind>
</comp>

<comp id="892" class="1005" name="sext_ln32_11_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="29" slack="1"/>
<pin id="894" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_11 "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmp33_cast17_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="29" slack="1"/>
<pin id="900" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp33_cast17 "/>
</bind>
</comp>

<comp id="904" class="1005" name="sext_ln32_16_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="29" slack="1"/>
<pin id="906" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_16 "/>
</bind>
</comp>

<comp id="910" class="1005" name="mul_ln22_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="29" slack="1"/>
<pin id="912" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="mul_ln22_5_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="29" slack="1"/>
<pin id="917" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="mul_ln22_8_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="29" slack="1"/>
<pin id="922" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_8 "/>
</bind>
</comp>

<comp id="925" class="1005" name="mul_ln22_11_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="29" slack="1"/>
<pin id="927" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_11 "/>
</bind>
</comp>

<comp id="930" class="1005" name="mul_ln32_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="29" slack="1"/>
<pin id="932" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="935" class="1005" name="add_ln34_8_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="29" slack="1"/>
<pin id="937" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_8 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln34_13_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="29" slack="1"/>
<pin id="942" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_13 "/>
</bind>
</comp>

<comp id="945" class="1005" name="mul_ln22_6_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="29" slack="1"/>
<pin id="947" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_6 "/>
</bind>
</comp>

<comp id="950" class="1005" name="add_ln34_14_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="29" slack="1"/>
<pin id="952" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_14 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp41_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="29" slack="1"/>
<pin id="957" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp41 "/>
</bind>
</comp>

<comp id="960" class="1005" name="add_ln34_19_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="29" slack="1"/>
<pin id="962" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_19 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln34_24_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="29" slack="1"/>
<pin id="967" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_24 "/>
</bind>
</comp>

<comp id="970" class="1005" name="mul_ln22_13_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="29" slack="1"/>
<pin id="972" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22_13 "/>
</bind>
</comp>

<comp id="975" class="1005" name="add_ln34_25_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="29" slack="1"/>
<pin id="977" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="84" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="78" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="72" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="164"><net_src comp="156" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="111" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="174" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="145" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="184" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="166" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="121" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="136" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="118" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="121" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="133" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="108" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="124" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="127" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="142" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="139" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="118" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="139" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="136" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="287" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="152" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="303" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="198" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="346"><net_src comp="121" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="118" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="133" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="380"><net_src comp="361" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="30" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="30" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="440"><net_src comp="432" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="436" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="457"><net_src comp="28" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="394" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="404" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="422" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="441" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="451" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="469" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="96" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="100" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="20" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="104" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="18" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="104" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="20" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="124" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="130" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="34" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="525" pin="2"/><net_sink comp="549" pin=3"/></net>

<net id="563"><net_src comp="226" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="36" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="268" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="38" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="26" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="272" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="40" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="130" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="124" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="531" pin="2"/><net_sink comp="579" pin=3"/></net>

<net id="594"><net_src comp="339" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="42" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="537" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="601"><net_src comp="226" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="34" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="268" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="44" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="26" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="339" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="543" pin="2"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="272" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="364" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="40" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="549" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="633"><net_src comp="625" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="639"><net_src comp="367" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="42" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="559" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="634" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="648"><net_src comp="370" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="20" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="26" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="643" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="658"><net_src comp="358" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="565" pin="3"/><net_sink comp="652" pin=3"/></net>

<net id="661"><net_src comp="652" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="667"><net_src comp="364" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="18" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="579" pin="4"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="662" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="676"><net_src comp="370" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="42" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="26" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="679"><net_src comp="671" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="685"><net_src comp="373" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="34" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="573" pin="2"/><net_sink comp="680" pin=2"/></net>

<net id="688"><net_src comp="680" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="694"><net_src comp="20" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="589" pin="3"/><net_sink comp="689" pin=2"/></net>

<net id="696"><net_src comp="689" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="702"><net_src comp="367" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="40" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="597" pin="2"/><net_sink comp="697" pin=2"/></net>

<net id="705"><net_src comp="697" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="711"><net_src comp="381" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="36" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="26" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="714"><net_src comp="706" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="721"><net_src comp="358" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="38" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="723"><net_src comp="603" pin="3"/><net_sink comp="715" pin=3"/></net>

<net id="724"><net_src comp="715" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="730"><net_src comp="18" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="611" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="732"><net_src comp="725" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="738"><net_src comp="373" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="36" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="619" pin="2"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="747"><net_src comp="381" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="34" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="26" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="742" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="754"><net_src comp="48" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="762"><net_src comp="54" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="770"><net_src comp="60" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="778"><net_src comp="66" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="782"><net_src comp="775" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="786"><net_src comp="72" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="792"><net_src comp="78" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="798"><net_src comp="84" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="804"><net_src comp="90" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="811"><net_src comp="96" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="817"><net_src comp="100" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="823"><net_src comp="104" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="829"><net_src comp="108" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="834"><net_src comp="210" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="839"><net_src comp="226" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="845"><net_src comp="240" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="850"><net_src comp="268" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="856"><net_src comp="272" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="862"><net_src comp="275" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="867"><net_src comp="329" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="872"><net_src comp="339" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="878"><net_src comp="352" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="883"><net_src comp="364" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="889"><net_src comp="367" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="895"><net_src comp="370" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="901"><net_src comp="373" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="907"><net_src comp="381" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="913"><net_src comp="525" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="918"><net_src comp="531" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="923"><net_src comp="537" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="928"><net_src comp="543" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="933"><net_src comp="559" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="938"><net_src comp="549" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="943"><net_src comp="565" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="948"><net_src comp="573" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="953"><net_src comp="579" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="958"><net_src comp="597" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="963"><net_src comp="589" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="968"><net_src comp="603" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="973"><net_src comp="619" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="978"><net_src comp="611" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="725" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
 - Input state : 
	Port: dct_1d : p_read | {1 }
	Port: dct_1d : p_read1 | {1 }
	Port: dct_1d : p_read2 | {1 }
	Port: dct_1d : p_read3 | {1 }
	Port: dct_1d : p_read4 | {1 }
	Port: dct_1d : p_read5 | {1 }
	Port: dct_1d : p_read6 | {1 }
	Port: dct_1d : p_read7 | {1 }
  - Chain level:
	State 1
		mul_ln22_1 : 1
		mul_ln22_5 : 1
		mul_ln22_8 : 1
		mul_ln22_11 : 1
	State 2
		tmp1019 : 1
		tmp4 : 2
		tmp_4 : 1
		tmp5 : 1
		add_ln32 : 1
		tmp_5 : 2
		add_ln34 : 3
		trunc_ln : 4
		tmp12 : 1
		tmp12_cast : 2
		tmp13 : 3
		tmp15 : 1
		tmp15_cast15 : 2
		mul_ln32 : 3
		tmp19 : 1
		tmp19_cast : 2
		tmp20 : 3
		tmp25 : 1
		tmp25_cast : 2
		tmp26 : 3
		tmp27 : 4
		tmp27_cast : 5
		mul_ln32_1 : 6
		mul_ln22_6 : 1
		tmp30 : 1
		tmp30_cast : 2
		tmp31 : 3
		tmp33 : 1
		tmp35 : 1
		tmp35_cast : 2
		empty_29 : 2
		p_shl1 : 3
		tmp36 : 4
		p_shl : 1
		tmp_6 : 5
		add_ln34_4 : 6
		trunc_ln34_4 : 7
		mul_ln22_9 : 1
		tmp41 : 3
		tmp47 : 1
		tmp47_cast : 2
		tmp48 : 3
		mul_ln32_5 : 6
		mul_ln22_12 : 1
		mul_ln22_13 : 1
	State 3
		mul_ln22 : 1
		mul_ln22_2 : 1
		mul_ln22_3 : 1
		tmp21 : 1
		tmp21_cast : 2
		tmp22 : 3
		mul_ln22_4 : 1
		mul_ln22_7 : 1
		mul_ln32_2 : 1
		mul_ln22_10 : 1
		tmp43 : 1
		sext_ln32_16 : 2
		mul_ln32_4 : 3
		tmp49 : 1
		tmp49_cast : 2
		tmp50 : 3
		tmp59 : 1
		mul_ln32_7 : 3
	State 4
		add_ln34_8 : 1
		add_ln34_13 : 1
		add_ln34_14 : 1
		add_ln34_19 : 1
		add_ln34_24 : 1
		add_ln34_25 : 1
	State 5
		add_ln34_9 : 1
		add_ln34_10 : 1
		add_ln34_11 : 1
		add_ln34_2 : 1
		add_ln34_15 : 1
		add_ln34_16 : 1
		add_ln34_17 : 1
		add_ln34_20 : 1
		add_ln34_21 : 1
		add_ln34_22 : 1
		add_ln34_6 : 1
		add_ln34_26 : 1
		add_ln34_27 : 1
		add_ln34_28 : 1
	State 6
		add_ln34_12 : 1
		add_ln34_1 : 2
		trunc_ln34_1 : 3
		trunc_ln34_2 : 1
		add_ln34_18 : 1
		add_ln34_3 : 2
		trunc_ln34_3 : 3
		add_ln34_23 : 1
		add_ln34_5 : 2
		trunc_ln34_5 : 3
		trunc_ln34_6 : 1
		add_ln34_29 : 1
		add_ln34_7 : 2
		trunc_ln34_7 : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		ret_ln36 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     empty_fu_152     |    0    |    0    |    23   |
|          |      tmp2_fu_156     |    0    |    0    |    16   |
|          |    tmp1019_fu_160    |    0    |    0    |    16   |
|          |    tmp6517_fu_180    |    0    |    0    |    23   |
|          |    add_ln32_fu_192   |    0    |    0    |    29   |
|          |     tmp_5_fu_198     |    0    |    0    |    29   |
|          |    add_ln34_fu_204   |    0    |    0    |    36   |
|          |     tmp27_fu_262     |    0    |    0    |    18   |
|          |     tmp35_fu_281     |    0    |    0    |    23   |
|    add   |   add_ln34_4_fu_323  |    0    |    0    |    29   |
|          |     tmp48_fu_352     |    0    |    0    |    24   |
|          |  add_ln34_12_fu_385  |    0    |    0    |    29   |
|          |   add_ln34_1_fu_389  |    0    |    0    |    29   |
|          |  add_ln34_18_fu_413  |    0    |    0    |    29   |
|          |   add_ln34_3_fu_417  |    0    |    0    |    29   |
|          |  add_ln34_23_fu_432  |    0    |    0    |    29   |
|          |   add_ln34_5_fu_436  |    0    |    0    |    29   |
|          |  add_ln34_29_fu_460  |    0    |    0    |    29   |
|          |   add_ln34_7_fu_464  |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |     tmp15_fu_220     |    0    |    0    |    23   |
|          |     tmp19_fu_230     |    0    |    0    |    23   |
|          |     tmp20_fu_240     |    0    |    0    |    24   |
|          |     tmp25_fu_246     |    0    |    0    |    23   |
|    sub   |     tmp26_fu_256     |    0    |    0    |    17   |
|          |     tmp33_fu_275     |    0    |    0    |    23   |
|          |     tmp36_fu_303     |    0    |    0    |    36   |
|          |     tmp_6_fu_317     |    0    |    0    |    29   |
|          |     tmp47_fu_342     |    0    |    0    |    23   |
|          |     tmp43_fu_376     |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_565      |    1    |    0    |    0    |
|          |      grp_fu_589      |    1    |    0    |    0    |
|          |      grp_fu_603      |    1    |    0    |    0    |
|          |      grp_fu_611      |    1    |    0    |    0    |
|          |      grp_fu_625      |    1    |    0    |    0    |
|          |      grp_fu_634      |    1    |    0    |    0    |
|          |      grp_fu_643      |    1    |    0    |    0    |
|  muladd  |      grp_fu_662      |    1    |    0    |    0    |
|          |      grp_fu_671      |    1    |    0    |    0    |
|          |      grp_fu_680      |    1    |    0    |    0    |
|          |      grp_fu_689      |    1    |    0    |    0    |
|          |      grp_fu_697      |    1    |    0    |    0    |
|          |      grp_fu_706      |    1    |    0    |    0    |
|          |      grp_fu_725      |    1    |    0    |    0    |
|          |      grp_fu_733      |    1    |    0    |    0    |
|          |      grp_fu_742      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_525      |    1    |    0    |    0    |
|          |      grp_fu_531      |    1    |    0    |    0    |
|          |      grp_fu_537      |    1    |    0    |    0    |
|    mul   |      grp_fu_543      |    1    |    0    |    0    |
|          |      grp_fu_559      |    1    |    0    |    0    |
|          |      grp_fu_573      |    1    |    0    |    0    |
|          |      grp_fu_597      |    1    |    0    |    0    |
|          |      grp_fu_619      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_549      |    1    |    0    |    0    |
| submuladd|      grp_fu_579      |    1    |    0    |    0    |
|          |      grp_fu_715      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| addmuladd|      grp_fu_652      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | p_read727_read_fu_48 |    0    |    0    |    0    |
|          | p_read626_read_fu_54 |    0    |    0    |    0    |
|          | p_read525_read_fu_60 |    0    |    0    |    0    |
|   read   | p_read424_read_fu_66 |    0    |    0    |    0    |
|          | p_read323_read_fu_72 |    0    |    0    |    0    |
|          | p_read222_read_fu_78 |    0    |    0    |    0    |
|          | p_read121_read_fu_84 |    0    |    0    |    0    |
|          | p_read_64_read_fu_90 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln32_9_fu_96  |    0    |    0    |    0    |
|          |  sext_ln32_12_fu_100 |    0    |    0    |    0    |
|          |  sext_ln32_14_fu_104 |    0    |    0    |    0    |
|          |   sext_ln32_fu_108   |    0    |    0    |    0    |
|          |  sext_ln32_1_fu_118  |    0    |    0    |    0    |
|          |  sext_ln32_2_fu_121  |    0    |    0    |    0    |
|          |  sext_ln32_3_fu_124  |    0    |    0    |    0    |
|          |   sext_ln22_fu_127   |    0    |    0    |    0    |
|          |  sext_ln22_1_fu_130  |    0    |    0    |    0    |
|          |  sext_ln32_4_fu_133  |    0    |    0    |    0    |
|          |  sext_ln32_5_fu_136  |    0    |    0    |    0    |
|          |  sext_ln22_2_fu_139  |    0    |    0    |    0    |
|          |  sext_ln32_7_fu_142  |    0    |    0    |    0    |
|   sext   |  tmp15_cast15_fu_226 |    0    |    0    |    0    |
|          |   tmp19_cast_fu_236  |    0    |    0    |    0    |
|          |   tmp25_cast_fu_252  |    0    |    0    |    0    |
|          |   tmp27_cast_fu_268  |    0    |    0    |    0    |
|          |  sext_ln32_13_fu_272 |    0    |    0    |    0    |
|          |   tmp35_cast_fu_287  |    0    |    0    |    0    |
|          |  sext_ln32_15_fu_339 |    0    |    0    |    0    |
|          |   tmp47_cast_fu_348  |    0    |    0    |    0    |
|          |  sext_ln22_3_fu_358  |    0    |    0    |    0    |
|          |  sext_ln32_6_fu_361  |    0    |    0    |    0    |
|          |  sext_ln32_8_fu_364  |    0    |    0    |    0    |
|          |  sext_ln32_10_fu_367 |    0    |    0    |    0    |
|          |  sext_ln32_11_fu_370 |    0    |    0    |    0    |
|          |  tmp33_cast17_fu_373 |    0    |    0    |    0    |
|          |  sext_ln32_16_fu_381 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_111      |    0    |    0    |    0    |
|          |     shl_ln_fu_145    |    0    |    0    |    0    |
|bitconcatenate|      tmp4_fu_166     |    0    |    0    |    0    |
|          |      tmp5_fu_184     |    0    |    0    |    0    |
|          |     p_shl1_fu_295    |    0    |    0    |    0    |
|          |     p_shl_fu_309     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |     tmp_4_fu_174     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_210   |    0    |    0    |    0    |
|          |  trunc_ln34_4_fu_329 |    0    |    0    |    0    |
|          |  trunc_ln34_1_fu_394 |    0    |    0    |    0    |
|partselect|  trunc_ln34_2_fu_404 |    0    |    0    |    0    |
|          |  trunc_ln34_3_fu_422 |    0    |    0    |    0    |
|          |  trunc_ln34_5_fu_441 |    0    |    0    |    0    |
|          |  trunc_ln34_6_fu_451 |    0    |    0    |    0    |
|          |  trunc_ln34_7_fu_469 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |    empty_29_fu_291   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_479      |    0    |    0    |    0    |
|          |     mrv_1_fu_484     |    0    |    0    |    0    |
|          |     mrv_2_fu_490     |    0    |    0    |    0    |
|insertvalue|     mrv_3_fu_496     |    0    |    0    |    0    |
|          |     mrv_4_fu_502     |    0    |    0    |    0    |
|          |     mrv_5_fu_507     |    0    |    0    |    0    |
|          |     mrv_6_fu_513     |    0    |    0    |    0    |
|          |     mrv_7_fu_519     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    28   |    0    |   742   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln34_13_reg_940|   29   |
| add_ln34_14_reg_950|   29   |
| add_ln34_19_reg_960|   29   |
| add_ln34_24_reg_965|   29   |
| add_ln34_25_reg_975|   29   |
| add_ln34_8_reg_935 |   29   |
| mul_ln22_11_reg_925|   29   |
| mul_ln22_13_reg_970|   29   |
| mul_ln22_1_reg_910 |   29   |
| mul_ln22_5_reg_915 |   29   |
| mul_ln22_6_reg_945 |   29   |
| mul_ln22_8_reg_920 |   29   |
|  mul_ln32_reg_930  |   29   |
|  p_read121_reg_795 |   16   |
|  p_read222_reg_789 |   16   |
|  p_read323_reg_783 |   16   |
|  p_read424_reg_775 |   16   |
|  p_read525_reg_767 |   16   |
|  p_read626_reg_759 |   16   |
|  p_read727_reg_751 |   16   |
|  p_read_64_reg_801 |   16   |
|sext_ln32_10_reg_886|   29   |
|sext_ln32_11_reg_892|   29   |
|sext_ln32_12_reg_814|   29   |
|sext_ln32_13_reg_853|   29   |
|sext_ln32_14_reg_820|   29   |
|sext_ln32_15_reg_869|   29   |
|sext_ln32_16_reg_904|   29   |
| sext_ln32_8_reg_880|   29   |
| sext_ln32_9_reg_808|   29   |
|  sext_ln32_reg_826 |   17   |
|tmp15_cast15_reg_836|   29   |
|    tmp20_reg_842   |   18   |
| tmp27_cast_reg_847 |   29   |
|tmp33_cast17_reg_898|   29   |
|    tmp33_reg_859   |   17   |
|    tmp41_reg_955   |   29   |
|    tmp48_reg_875   |   18   |
|trunc_ln34_4_reg_864|   16   |
|  trunc_ln_reg_831  |   16   |
+--------------------+--------+
|        Total       |   984  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_525 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_531 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_537 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_543 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_549 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_559 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_565 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_573 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_579 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_589 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_597 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_603 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_611 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_619 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_625 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_634 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_643 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_652 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_662 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_671 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_680 |  p0  |   3  |  17  |   51   ||    14   |
| grp_fu_689 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_697 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_706 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_715 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_725 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_733 |  p0  |   3  |  17  |   51   ||    14   |
| grp_fu_742 |  p0  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1054  || 11.0989 ||   292   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |    0   |   742  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   292  |
|  Register |    -   |    -   |   984  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   11   |   984  |  1034  |
+-----------+--------+--------+--------+--------+
