<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 36th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 36th Design Automation Conference" title="Proceedings of the 36th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1999/DAC-1999.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Mary Jane Irwin<br/><em>Proceedings of the 36th Design Automation Conference</em><br/>DAC, 1999.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1999">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+36th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1999,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=309847">309847</a>",
</span>	address       = "New Orleans, Louisiana, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Mary_Jane_Irwin.html">Mary Jane Irwin</a>",
	publisher     = "{ACM Press}",
	title         = "{Proceedings of the 36th Design Automation Conference}",
	year          = 1999,
}</pre>
</div>
<hr/>
<h3>Contents (181 items)</h3><dl class="toc"><div class="rbox"><span class="tag">39 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">25 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">21 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">15 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">14 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">12 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/power management.html">#power management</a></span><br/><span class="tag">12 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">10 ×<a href="tag/generative.html">#generative</a></span><br/></div><dt><a href="DAC-1999-LiWW.html">DAC-1999-LiWW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect (<abbr title="Jing-Rebecca Li">JRL</abbr>, <abbr title="Frank Wang">FW</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ChenW.html">DAC-1999-ChenW</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Error Bounded Padé Approximation via Bilinear Conformal Transformation (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GunupudiN.html">DAC-1999-GunupudiN</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques (<abbr title="Pavan K. Gunupudi">PKG</abbr>, <abbr title="Michel S. Nakhla">MSN</abbr>), pp. 13–16.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-Sheehan.html">DAC-1999-Sheehan</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 17–21.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-PrasadCK.html">DAC-1999-PrasadCK</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Why is ATPG Easy? (<abbr title="Mukul R. Prasad">MRP</abbr>, <abbr title="Philip Chong">PC</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 22–28.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-DrechslerG.html">DAC-1999-DrechslerG</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Lower Bounds During Dynamic BDD Minimization (<abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Wolfgang Günther">WG</abbr>), pp. 29–32.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-QuWP.html">DAC-1999-QuWP</a> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Optimization-Intensive Watermarking Techniques for Decision Problems (<abbr title="Gang Qu">GQ</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 33–36.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-DasdanIG.html">DAC-1999-DasdanIG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems (<abbr title="Ali Dasdan">AD</abbr>, <abbr title="Sandy Irani">SI</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Gajski.html">DAC-1999-Gajski</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>IP-based Design Methodology (<abbr title="Daniel Gajski">DG</abbr>), p. 43.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1999-ChouOHPB.html">DAC-1999-ChouOHPB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems (<abbr title="Pai H. Chou">PHC</abbr>, <abbr title="Ross B. Ortega">RBO</abbr>, <abbr title="Ken Hines">KH</abbr>, <abbr title="Kurt Partridge">KP</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-DalpassoBB.html">DAC-1999-DalpassoBB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Virtual Simulation of Distributed IP-based Designs (<abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-LakshminarayanaRKJD.html">DAC-1999-LakshminarayanaRKJD</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Common-Case Computation: A High-Level Technique for Power and Performance Optimization (<abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Kamal S. Khouri">KSK</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-YehKSW.html">DAC-1999-YehKSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs (<abbr title="Ching-Wei Yeh">CWY</abbr>, <abbr title="Yin-Shuin Kang">YSK</abbr>, <abbr title="Shan-Jih Shieh">SJS</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>), pp. 62–67.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-YehCCJ.html">DAC-1999-YehCCJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications (<abbr title="Ching-Wei Yeh">CWY</abbr>, <abbr title="Min-Cheng Chang">MCC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>), pp. 68–71.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-SundararajanP.html">DAC-1999-SundararajanP</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages (<abbr title="Vijay Sundararajan">VS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 72–75.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-CamposanoKFSL.html">DAC-1999-CamposanoKFSL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night (<abbr title="Raul Camposano">RC</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Jerry Fiddler">JF</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Jim Lansford">JL</abbr>), pp. 76–77.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1999-TanSLLY.html">DAC-1999-TanSLLY</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings (<abbr title="Xiang-Dong Tan">XDT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>, <abbr title="Dragos Lungeanu">DL</abbr>, <abbr title="Jyh-Chwen Lee">JCL</abbr>, <abbr title="Li-Pen Yuan">LPY</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HuS.html">DAC-1999-HuS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>FAR-DS: Full-Plane AWE Routing with Driver Sizing (<abbr title="Jiang Hu">JH</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-JiangJC.html">DAC-1999-JiangJC</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation (<abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Jing-Yang Jou">JYJ</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ZhouWLA.html">DAC-1999-ZhouWLA</a> <span class="tag"><a href="tag/strict.html" title="strict">#strict</a></span></dt><dd>Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations (<abbr title="Hai Zhou">HZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="I-Min Liu">IML</abbr>, <abbr title="Adnan Aziz">AA</abbr>), pp. 96–99.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-SaxenaL.html">DAC-1999-SaxenaL</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Crosstalk Minimization Using Wire Perturbations (<abbr title="Prashant Saxena">PS</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 100–103.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-BrunvandNY.html">DAC-1999-BrunvandNY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces (<abbr title="Erik Brunvand">EB</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>, <abbr title="Kenneth Y. Yun">KYY</abbr>), pp. 104–109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KondratyevCKLY.html">DAC-1999-KondratyevCKLY</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-StevensRBCGKR.html">DAC-1999-StevensRBCGKR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>CAD Directions for High Performance Asynchronous Circuits (<abbr title="Ken S. Stevens">KSS</abbr>, <abbr title="Shai Rotem">SR</abbr>, <abbr title="Steven M. Burns">SMB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Ran Ginosar">RG</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Marly Roncken">MR</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Henkel.html">DAC-1999-Henkel</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems (<abbr title="Jörg Henkel">JH</abbr>), pp. 122–127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BeniniMMPS.html">DAC-1999-BeniniMMPS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses (<abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 128–133.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ShinC.html">DAC-1999-ShinC</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems (<abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 134–139.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ShiueC.html">DAC-1999-ShiueC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Memory Exploration for Low Power, Embedded Systems (<abbr title="Wen-Tsong Shiue">WTS</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 140–145.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Sharma.html">DAC-1999-Sharma</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Distributed Application Development with Inferno (<abbr title="Ravi Sharma">RS</abbr>), pp. 146–150.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-StepnerRH.html">DAC-1999-StepnerRH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Embedded Application Design Using a Real-Time OS (<abbr title="David Stepner">DS</abbr>, <abbr title="Nagarajan Rajan">NR</abbr>, <abbr title="David Hui">DH</abbr>), pp. 151–156.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Arnold.html">DAC-1999-Arnold</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>The Jini Architecture: Dynamic Services in a Flexible Network (<abbr title="Ken Arnold">KA</abbr>), pp. 157–162.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-AbtsR.html">DAC-1999-AbtsR</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment (<abbr title="Dennis Abts">DA</abbr>, <abbr title="Mike Roberts">MR</abbr>), pp. 163–168.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ShenABHKGCH.html">DAC-1999-ShenABHKGCH</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of the Equator MAP1000 Microprocessor (<abbr title="Jian Shen">JS</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Dave Baker">DB</abbr>, <abbr title="Tony Hurson">TH</abbr>, <abbr title="Martin Kinkade">MK</abbr>, <abbr title="Gregorio Gervasio">GG</abbr>, <abbr title="Chen-chau Chu">CcC</abbr>, <abbr title="Guanghui Hu">GH</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-UrY.html">DAC-1999-UrY</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Micro Architecture Coverage Directed Generation of Test Programs (<abbr title="Shmuel Ur">SU</abbr>, <abbr title="Yaov Yadin">YY</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ChangLPK.html">DAC-1999-ChangLPK</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of a Microprocessor Using Real World Applications (<abbr title="You-Sung Chang">YSC</abbr>, <abbr title="Seungjong Lee">SL</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 181–184.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-CampenhoutMH.html">DAC-1999-CampenhoutMH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>High-Level Test Generation for Design Verification of Pipelined Microprocessors (<abbr title="David Van Campenhout">DVC</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 185–188.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-FournierKL.html">DAC-1999-FournierKL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture (<abbr title="Laurent Fournier">LF</abbr>, <abbr title="Anatoly Koyfman">AK</abbr>, <abbr title="Moshe Levinger">ML</abbr>), pp. 189–194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Freund.html">DAC-1999-Freund</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Passive Reduced-Order Models for Interconnect Simulation and Their Computation via Krylov-Subspace Algorithms (<abbr title="Roland W. Freund">RWF</abbr>), pp. 195–200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-LiuPS.html">DAC-1999-LiuPS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Model Order-Reduction of RC(L) Interconnect Including Variational Analysis (<abbr title="Ying Liu">YL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CoelhoPS.html">DAC-1999-CoelhoPS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust Rational Function Approximation Algorithm for Model Generation (<abbr title="Carlos P. Coelho">CPC</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Bergamaschi.html">DAC-1999-Bergamaschi</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>), pp. 213–218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ZhuG.html">DAC-1999-ZhuG</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Soft Scheduling in High Level Synthesis (<abbr title="Jianwen Zhu">JZ</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PerkowskiMGBM.html">DAC-1999-PerkowskiMGBM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions (<abbr title="Marek A. Perkowski">MAP</abbr>, <abbr title="Rahul Malvi">RM</abbr>, <abbr title="Stan Grygiel">SG</abbr>, <abbr title="Michael Burns">MB</abbr>, <abbr title="Alan Mishchenko">AM</abbr>), pp. 225–230.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-LiuPF.html">DAC-1999-LiuPF</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Maximizing Performance by Retiming and Clock Skew Scheduling (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 231–236.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-EcklMZL.html">DAC-1999-EcklMZL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A Practical Approach to Multiple-Class Retiming (<abbr title="Klaus Eckl">KE</abbr>, <abbr title="Jean Christophe Madre">JCM</abbr>, <abbr title="Peter Zepter">PZ</abbr>, <abbr title="Christian Legl">CL</abbr>), pp. 237–242.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Pan.html">DAC-1999-Pan</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>Performance-Driven Integration of Retiming and Resynthesis (<abbr title="Peichen Pan">PP</abbr>), pp. 243–246.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-BeniniMMOP.html">DAC-1999-BeniniMMOP</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Giuseppe Odasso">GO</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Fisher.html">DAC-1999-Fisher</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Customized Instruction-Sets for Embedded Processors (<abbr title="Joseph A. Fisher">JAF</abbr>), pp. 253–257.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-Harbison.html">DAC-1999-Harbison</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>System-Level Hardware/Software Trade-offs (<abbr title="Samuel P. Harbison">SPH</abbr>), pp. 258–259.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1999-McLeodAEGRR.html">DAC-1999-McLeodAEGRR</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification — Real Users, Real Problems, Real Opportunities (Panel) (<abbr title="Jonah McLeod">JM</abbr>, <abbr title="Nozar Azarakhsh">NA</abbr>, <abbr title="Glen Ewing">GE</abbr>, <abbr title="Paul Gingras">PG</abbr>, <abbr title="Scott Reedstrom">SR</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 260–261.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1999-SuWL.html">DAC-1999-SuWL</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning (<abbr title="Hsiao-Pin Su">HPS</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 262–267.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GuoCY.html">DAC-1999-GuoCY</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>An O-Tree Representation of Non-Slicing Floorplan and Its Applications (<abbr title="Pei-Ning Guo">PNG</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 268–273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BalasaL.html">DAC-1999-BalasaL</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Module Placement for Analog Layout Using the Sequence-Pair Representation (<abbr title="Florin Balasa">FB</abbr>, <abbr title="Koen Lampaert">KL</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Grajcar.html">DAC-1999-Grajcar</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System (<abbr title="Martin Grajcar">MG</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ParkC.html">DAC-1999-ParkC</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Performance-Driven Scheduling with Bit-Level Chaining (<abbr title="Sanghun Park">SP</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 286–291.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HaynalB.html">DAC-1999-HaynalB</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Model for Scheduling Protocol-Constrained Components and Environments (<abbr title="Steve Haynal">SH</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-SantosJ.html">DAC-1999-SantosJ</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Reordering Technique for Efficient Code Motion (<abbr title="Luiz C. V. dos Santos">LCVdS</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-HoskoteKHZ.html">DAC-1999-HoskoteKHZ</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Coverage Estimation for Symbolic Model Checking (<abbr title="Yatin Vasant Hoskote">YVH</abbr>, <abbr title="Timothy Kam">TK</abbr>, <abbr title="Pei-Hsin Ho">PHH</abbr>, <abbr title="Xudong Zhao">XZ</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CabodiCQ.html">DAC-1999-CabodiCQ</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Improving Symbolic Traversals by Means of Activity Profiles (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 306–311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GovindarajuDB.html">DAC-1999-GovindarajuDB</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improved Approximate Reachability Using Auxiliary State Variables (<abbr title="Shankar G. Govindaraju">SGG</abbr>, <abbr title="David L. Dill">DLD</abbr>, <abbr title="Jules P. Bergmann">JPB</abbr>), pp. 312–316.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-BiereCCFZ.html">DAC-1999-BiereCCFZ</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Symbolic Model Checking Using SAT Procedures instead of BDDs (<abbr title="Armin Biere">AB</abbr>, <abbr title="Alessandro Cimatti">AC</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Yunshan Zhu">YZ</abbr>), pp. 317–320.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-KinLMP.html">DAC-1999-KinLMP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Power Efficient Mediaprocessors: Design Space Exploration (<abbr title="Johnson Kin">JK</abbr>, <abbr title="Chunho Lee">CL</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-VandecappelleMBCV.html">DAC-1999-VandecappelleMBCV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback (<abbr title="Arnout Vandecappelle">AV</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Diederik Verkest">DV</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-NachtergaeleVPLBB.html">DAC-1999-NachtergaeleVPLBB</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System (<abbr title="Lode Nachtergaele">LN</abbr>, <abbr title="Bart Vanhoof">BV</abbr>, <abbr title="Mercedes Peón">MP</abbr>, <abbr title="Gauthier Lafruit">GL</abbr>, <abbr title="Jan Bormans">JB</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 333–336.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-SchaumontCVE.html">DAC-1999-SchaumontCVE</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>A 10 Mbit/s Upstream Cable Modem with Automatic equalization (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Radim Cmar">RC</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Marc Engels">ME</abbr>), pp. 337–340.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-KeutzerWPMLLB.html">DAC-1999-KeutzerWPMLLB</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Panel: Cell Libraries — Build vs. Buy; Static vs. Dynamic (<abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Kurt Wolf">KW</abbr>, <abbr title="David Pietromonaco">DP</abbr>, <abbr title="Jay Maxey">JM</abbr>, <abbr title="Jeff Lewis">JL</abbr>, <abbr title="Martin Lefebvre">ML</abbr>, <abbr title="Jeff Burns">JB</abbr>), pp. 341–342.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1999-KarypisK.html">DAC-1999-KarypisK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel k-way Hypergraph Partitioning (<abbr title="George Karypis">GK</abbr>, <abbr title="Vipin Kumar">VK</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CaldwellKKM.html">DAC-1999-CaldwellKKM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting (<abbr title="Andrew E. Caldwell">AEC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Andrew A. Kennings">AAK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 349–354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CaldwellKM.html">DAC-1999-CaldwellKM</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Hypergraph Partitioning with Fixed Vertices (<abbr title="Andrew E. Caldwell">AEC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 355–359.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-HurL.html">DAC-1999-HurL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>Relaxation and Clustering in a Local Search Framework: Application to Linear Placement (<abbr title="Sung-Woo Hur">SWH</abbr>, <abbr title="John Lillis">JL</abbr>), pp. 360–366.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-RoyBB.html">DAC-1999-RoyBB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>An Approxmimate Algorithm for Delay-Constraint Technology Mapping (<abbr title="Sumit Roy">SR</abbr>, <abbr title="Krishna P. Belkhale">KPB</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 367–372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CongHX.html">DAC-1999-CongHX</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yean-Yow Hwang">YYH</abbr>, <abbr title="Songjie Xu">SX</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PatraN.html">DAC-1999-PatraN</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated Phase Assignment for the Synthesis of Low Power Domino Circuits (<abbr title="Priyadarshan Patra">PP</abbr>, <abbr title="Unni Narayanan">UN</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GanaiAK.html">DAC-1999-GanaiAK</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Enhancing Simulation with BDDs and ATPG (<abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BertaccoDQ.html">DAC-1999-BertaccoDQ</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits (<abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Maurizio Damiani">MD</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-VelevB.html">DAC-1999-VelevB</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/similarity.html" title="similarity">#similarity</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 397–401.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-AagaardJS.html">DAC-1999-AagaardJS</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Parametric Representations of Boolean Constraints (<abbr title="Mark Aagaard">MA</abbr>, <abbr title="Robert B. Jones">RBJ</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-InacioSNRTTK.html">DAC-1999-InacioSNRTTK</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>Vertical Benchmarks for CAD (<abbr title="Christopher Inacio">CI</abbr>, <abbr title="Herman Schmit">HS</abbr>, <abbr title="David Nagle">DN</abbr>, <abbr title="Andrew Ryan">AR</abbr>, <abbr title="Donald E. Thomas">DET</abbr>, <abbr title="Yingfai Tong">YT</abbr>, <abbr title="Ben Klass">BK</abbr>), pp. 408–413.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HuGRQ.html">DAC-1999-HuGRQ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A Framework for User Assisted Design Space Exploration (<abbr title="Xiaobo Hu">XH</abbr>, <abbr title="Garrison W. Greenwood">GWG</abbr>, <abbr title="S. Ravichandran">SR</abbr>, <abbr title="Gang Quan">GQ</abbr>), pp. 414–419.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ClementHLRCP.html">DAC-1999-ClementHLRCP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design (<abbr title="Benoit Clement">BC</abbr>, <abbr title="Richard Hersemeule">RH</abbr>, <abbr title="Etienne Lantreibecq">EL</abbr>, <abbr title="Bernard Ramanadin">BR</abbr>, <abbr title="Pierre Coulomb">PC</abbr>, <abbr title="François Pogodalla">FP</abbr>), pp. 420–424.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-NotbauerANR.html">DAC-1999-NotbauerANR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification and Management of a Multimillion-Gate Embedded Core Design (<abbr title="Johann Notbauer">JN</abbr>, <abbr title="Thomas W. Albrecht">TWA</abbr>, <abbr title="Georg Niedrist">GN</abbr>, <abbr title="Stefan Rohringer">SR</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-FranzonBFMPSW.html">DAC-1999-FranzonBFMPSW</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Parasitic Extraction Accuracy — How Much is Enough? (<abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Mark Basel">MB</abbr>, <abbr title="Aki Fujimara">AF</abbr>, <abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Ron Preston">RP</abbr>, <abbr title="Robin C. Sarma">RCS</abbr>, <abbr title="Marty Walker">MW</abbr>), p. 429.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1999-WeiCRYD.html">DAC-1999-WeiCRYD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications (<abbr title="Liqiong Wei">LW</abbr>, <abbr title="Zhanping Chen">ZC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-SirichotiyakulEOZDPB.html">DAC-1999-SirichotiyakulEOZDPB</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing (<abbr title="Supamas Sirichotiyakul">SS</abbr>, <abbr title="Tim Edwards">TE</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Jingyan Zuo">JZ</abbr>, <abbr title="Abhijit Dharchoudhury">AD</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-JohnsonSR.html">DAC-1999-JohnsonSR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS (<abbr title="Mark C. Johnson">MCJ</abbr>, <abbr title="Dinesh Somasekhar">DS</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 442–445.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-HashimotoOT.html">DAC-1999-HashimotoOT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design (<abbr title="Masanori Hashimoto">MH</abbr>, <abbr title="Hidetoshi Onodera">HO</abbr>, <abbr title="Keikichi Tamaru">KT</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ConnEMOSVW.html">DAC-1999-ConnEMOSVW</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation (<abbr title="Andrew R. Conn">ARC</abbr>, <abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="W. W. Molzen">WWM</abbr>, <abbr title="P. R. O'Brien">PRO</abbr>, <abbr title="Philip N. Strenski">PNS</abbr>, <abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="C. B. Whan">CBW</abbr>), pp. 452–459.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1999-CongLW.html">DAC-1999-CongLW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization (<abbr title="Jason Cong">JC</abbr>, <abbr title="Honching Li">HL</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-MukherjeeSML.html">DAC-1999-MukherjeeSML</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique (<abbr title="Arindam Mukherjee">AM</abbr>, <abbr title="Ranganathan Sudhakar">RS</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Stephen I. Long">SIL</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-SalekLP.html">DAC-1999-SalekLP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search (<abbr title="Amir H. Salek">AHS</abbr>, <abbr title="Jinan Lou">JL</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 472–478.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-AlpertDQ.html">DAC-1999-AlpertDQ</a></dt><dd>Buffer Insertion with Accurate Gate and Interconnect Delay Computation (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Stephen T. Quay">STQ</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-YimK.html">DAC-1999-YimK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KhatriMBOS.html">DAC-1999-KhatriMBOS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel VLSI Layout Fabric for Deep Sub-Micron Applications (<abbr title="Sunil P. Khatri">SPK</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PomerleauFB.html">DAC-1999-PomerleauFB</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Improved Selay Prediction for On-Chip Buses (<abbr title="Real G. Pomerleau">RGP</abbr>, <abbr title="Paul D. Frazon">PDF</abbr>, <abbr title="Griff L. Bilbro">GLB</abbr>), pp. 497–501.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-ChenM.html">DAC-1999-ChenM</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Noel Menezes">NM</abbr>), pp. 502–506.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-CongP.html">DAC-1999-CongP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Interconnect Estimation and Dlanning for Deep Submicron Designs (<abbr title="Jason Cong">JC</abbr>, <abbr title="David Zhigang Pan">DZP</abbr>), pp. 507–510.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-LavagnoS.html">DAC-1999-LavagnoS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>ECL: A Specification Environment for System-Level Design (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Ellen Sentovich">ES</abbr>), pp. 511–516.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-RichterZETT.html">DAC-1999-RichterZETT</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Representation of Function Variants for Embedded System Optimization and Synthesis (<abbr title="Kai Richter">KR</abbr>, <abbr title="Dirk Ziegenbein">DZ</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Lothar Thiele">LT</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 517–522.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BergmannH.html">DAC-1999-BergmannH</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>Vex — A CAD Toolbox (<abbr title="Jules P. Bergmann">JPB</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 523–528.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CarballoD.html">DAC-1999-CarballoD</a> <span class="tag"><a href="tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Constraint Management for Collaborative Electronic Design (<abbr title="Juan Antonio Carballo">JAC</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 529–534.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PisterPSHRGF.html">DAC-1999-PisterPSHRGF</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>MEMS CAD Beyond Multi-Million Transistors (Panel) (<abbr title="Kristofer S. J. Pister">KSJP</abbr>, <abbr title="Albert P. Pisano">APP</abbr>, <abbr title="Nicholas Swart">NS</abbr>, <abbr title="Mike Horton">MH</abbr>, <abbr title="John Rychcik">JR</abbr>, <abbr title="John R. Gilbert">JRG</abbr>, <abbr title="Gerry K. Fedder">GKF</abbr>), pp. 535–536.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1999-TauschW.html">DAC-1999-TauschW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Multiscale Method for Fast Capacitance Extraction (<abbr title="Johannes Tausch">JT</abbr>, <abbr title="Jacob K. White">JKW</abbr>), pp. 537–542.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-JandhyalaSBC.html">DAC-1999-JandhyalaSBC</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes (<abbr title="Vikram Jandhyala">VJ</abbr>, <abbr title="Scott Savage">SS</abbr>, <abbr title="J. Eric Bracken">JEB</abbr>, <abbr title="Zoltan J. Cendes">ZJC</abbr>), pp. 543–548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-LiTRK.html">DAC-1999-LiTRK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation (<abbr title="Tong Li">TL</abbr>, <abbr title="Ching-Han Tsai">CHT</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 549–554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-QiuP.html">DAC-1999-QiuP</a> <span class="tag"><a href="tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Dynamic Power Management Based on Continuous-Time Markov Decision Processes (<abbr title="Qinru Qiu">QQ</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 555–561.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-ChinosiZG.html">DAC-1999-ChinosiZG</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning (<abbr title="Mauro Chinosi">MC</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>, <abbr title="Carlo Guardiani">CG</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ErcegovacKP.html">DAC-1999-ErcegovacKP</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic (<abbr title="Milos D. Ercegovac">MDE</abbr>, <abbr title="Darko Kirovski">DK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 568–573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GeistBASNFHLKB.html">DAC-1999-GeistBASNFHLKB</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A Methodology for the Verification of a “System on Chip” (<abbr title="Daniel Geist">DG</abbr>, <abbr title="Giora Biran">GB</abbr>, <abbr title="Tamarah Arons">TA</abbr>, <abbr title="Michael Slavkin">MS</abbr>, <abbr title="Yvgeny Nustov">YN</abbr>, <abbr title="Monica Farkas">MF</abbr>, <abbr title="Karen Holtz">KH</abbr>, <abbr title="Andy Long">AL</abbr>, <abbr title="Dave King">DK</abbr>, <abbr title="Steve Barret">SB</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HuangL.html">DAC-1999-HuangL</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers (<abbr title="Ing-Jer Huang">IJH</abbr>, <abbr title="Tai-An Lu">TAL</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PapachristouMN.html">DAC-1999-PapachristouMN</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Microprocessor Based Testing for Core-Based System on Chip (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="F. Martin">FM</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KapadiaH.html">DAC-1999-KapadiaH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/convergence.html" title="convergence">#convergence</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology (<abbr title="Hema Kapadia">HK</abbr>, <abbr title="Mark Horowitz">MH</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-MoussaSSDPCGJ.html">DAC-1999-MoussaSSDPCGJ</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper (<abbr title="Imed Moussa">IM</abbr>, <abbr title="Zoltan Sugar">ZS</abbr>, <abbr title="Rodolph Suescun">RS</abbr>, <abbr title="Mario Diaz-Nava">MDN</abbr>, <abbr title="Marco Pavesi">MP</abbr>, <abbr title="Salvatore Crudo">SC</abbr>, <abbr title="Luca Gazi">LG</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 598–603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KirovskiP.html">DAC-1999-KirovskiP</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Engineering Change: Methodology and Applications to Behavioral and System Synthesis (<abbr title="Darko Kirovski">DK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-DeHonW.html">DAC-1999-DeHonW</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span> <span class="tag"><a href="tag/why.html" title="why">#why</a></span></dt><dd>Reconfigurable Computing: What, Why, and Implications for Design Automation (<abbr title="André DeHon">AD</abbr>, <abbr title="John Wawrzynek">JW</abbr>), pp. 610–615.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KaulVGO.html">DAC-1999-KaulVGO</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Iyad Ouaiss">IO</abbr>), pp. 616–622.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-AdarioRB.html">DAC-1999-AdarioRB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/image.html" title="image">#image</a></span></dt><dd>Dynamically Reconfigurable Architecture for Image Processor Applications (<abbr title="Alexandro M. S. Adário">AMSA</abbr>, <abbr title="Eduardo L. Roehe">ELR</abbr>, <abbr title="Sergio Bampi">SB</abbr>), pp. 623–628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-NarayanR.html">DAC-1999-NarayanR</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Multi-Time Simulation of Voltage-Controlled Oscillators (<abbr title="Onuttom Narayan">ON</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 629–634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-FengPNKW.html">DAC-1999-FengPNKW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach (<abbr title="Dan Feng">DF</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Keith Nabors">KN</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 635–640.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-NastovW.html">DAC-1999-NastovW</a></dt><dd>Time-Mapped Harmonic Balance (<abbr title="Ognen J. Nastov">OJN</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 641–646.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-TupuriKA.html">DAC-1999-TupuriKA</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor (<abbr title="Raghuram S. Tupuri">RST</abbr>, <abbr title="Arun Krishnamachary">AK</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 647–652.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GuoRP.html">DAC-1999-GuoRP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction (<abbr title="Ruifeng Guo">RG</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>), pp. 653–659.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-BoppanaMJFB.html">DAC-1999-BoppanaMJFB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multiple Error Diagnosis Based on Xlists (<abbr title="Vamsi Boppana">VB</abbr>, <abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Jawahar Jain">JJ</abbr>, <abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Pradeep Bollineni">PB</abbr>), pp. 660–665.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-FallahAD.html">DAC-1999-FallahAD</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage (<abbr title="Farzan Fallah">FF</abbr>, <abbr title="Pranav Ashar">PA</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 666–671.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Bening.html">DAC-1999-Bening</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Two-State Methodology for RTL Logic Simulation (<abbr title="Lionel Bening">LB</abbr>), pp. 672–677.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HansenNR.html">DAC-1999-HansenNR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications (<abbr title="Cordula Hansen">CH</abbr>, <abbr title="Francisco Nascimento">FN</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-AbramoviciSS.html">DAC-1999-AbramoviciSS</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="José T. de Sousa">JTdS</abbr>, <abbr title="Daniel G. Saab">DGS</abbr>), pp. 684–690.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-KocanS.html">DAC-1999-KocanS</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Dynamic Fault Diagnosis on Reconfigurable Hardware (<abbr title="Fatih Kocan">FK</abbr>, <abbr title="Daniel G. Saab">DGS</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ZhuL.html">DAC-1999-ZhuL</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Compilation for FPGA-Based Configurable Computing Machines (<abbr title="Xiaohan Zhu">XZ</abbr>, <abbr title="Bill Lin">BL</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Eaglesham.html">DAC-1999-Eaglesham</a></dt><dd>0.18m CMOS and Beyond (<abbr title="D. J. Eaglesham">DJE</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ChuangP.html">DAC-1999-ChuangP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>SOI Digital CMOS VLSI — a Design Perspective (<abbr title="Ching-Te Chuang">CTC</abbr>, <abbr title="Ruchir Puri">RP</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-IsmailFN.html">DAC-1999-IsmailFN</a></dt><dd>Equivalent Elmore Delay for RLC Trees (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>, <abbr title="José Luis Neves">JLN</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-IsmailF.html">DAC-1999-IsmailF</a></dt><dd>Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 721–724.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-TabbaraBN.html">DAC-1999-TabbaraBN</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints (<abbr title="Abdallah Tabbara">AT</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-YalcinMPBS.html">DAC-1999-YalcinMPBS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Functional Timing Analysis for IP Characterization (<abbr title="Hakan Yalcin">HY</abbr>, <abbr title="Mohammad Mortazavi">MM</abbr>, <abbr title="Robert Palermo">RP</abbr>, <abbr title="Cyrus Bamji">CB</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 731–736.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-RaimiA.html">DAC-1999-RaimiA</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>Detecting False Timing Paths: Experiments on PowerPC Microprocessors (<abbr title="Richard Raimi">RR</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 737–741.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-KimHT.html">DAC-1999-KimHT</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>On ILP Formulations for Built-In Self-Testable Data Path Synthesis (<abbr title="Han Bin Kim">HBK</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>, <abbr title="Takeshi Takahashi">TT</abbr>), pp. 742–747.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-TsaiCB.html">DAC-1999-TsaiCB</a> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme (<abbr title="Huan-Chih Tsai">HCT</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>), pp. 748–753.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PomeranzR.html">DAC-1999-PomeranzR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 754–759.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-JiangC.html">DAC-1999-JiangC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 760–765.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-YimBK.html">DAC-1999-YimBK</a></dt><dd>A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Seong-Ok Bae">SOB</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 766–771.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HarjaniV.html">DAC-1999-HarjaniV</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Digital Aetection of Analog Parametric Faults in SC Filters (<abbr title="Ramesh Harjani">RH</abbr>, <abbr title="Bapiraju Vinnakota">BV</abbr>), pp. 772–777.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-WilkesH.html">DAC-1999-WilkesH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Application of High Level Interface-Based Design to Telecommunications System Hardware (<abbr title="Dyson Wilkes">DW</abbr>, <abbr title="M. M. Kamal Hashmi">MMKH</abbr>), pp. 778–783.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-SchaumontCVEB.html">DAC-1999-SchaumontCVEB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Hardware Reuse at the Behavioral Level (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Radim Cmar">RC</abbr>, <abbr title="Serge Vernalde">SV</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 784–789.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KuhnRK.html">DAC-1999-KuhnRK</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Description and Simulation of Hardware/Software Systems with Java (<abbr title="Tommy Kuhn">TK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Udo Kebschull">UK</abbr>), pp. 790–793.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-FleischmannBK.html">DAC-1999-FleischmannBK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Java Driven Codesign and Prototyping of Networked Embedded Systems (<abbr title="Josef Fleischmann">JF</abbr>, <abbr title="Klaus Buchenrieder">KB</abbr>, <abbr title="Rainer Kress">RK</abbr>), pp. 794–797.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-KahngPGPG.html">DAC-1999-KahngPGPG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel) (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Y. C. Pati">YCP</abbr>, <abbr title="Warren Grobman">WG</abbr>, <abbr title="Robert Pack">RP</abbr>, <abbr title="Lance A. Glasser">LAG</abbr>), p. 798.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1999-KahngP.html">DAC-1999-KahngP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Subwavelength Lithography and Its Potential Impact on Design and EDA (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Y. C. Pati">YCP</abbr>), pp. 799–804.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-SgroiL.html">DAC-1999-SgroiL</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Synthesis of Embedded Software Using Free-Choice Petri Nets (<abbr title="Marco Sgroi">MS</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 805–810.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ZhaoM.html">DAC-1999-ZhaoM</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Exact Memory Size Estimation for Array Computations without Loop Unrolling (<abbr title="Ying Zhao">YZ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 811–816.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BashfordL.html">DAC-1999-BashfordL</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>Constraint Driven Code Selection for Fixed-Point DSPs (<abbr title="Steven Bashford">SB</abbr>, <abbr title="Rainer Leupers">RL</abbr>), pp. 817–822.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PegatoquetGAB.html">DAC-1999-PegatoquetGAB</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span></dt><dd>Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations (<abbr title="Alain Pegatoquet">AP</abbr>, <abbr title="Emmanuel Gresset">EG</abbr>, <abbr title="Michel Auguin">MA</abbr>, <abbr title="Luc Bianco">LB</abbr>), pp. 823–826.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-KalavadeOAS.html">DAC-1999-KalavadeOAS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Software Environment for a Multiprocessor DSP (<abbr title="Asawaree Kalavade">AK</abbr>, <abbr title="Joe Othmer">JO</abbr>, <abbr title="Bryan D. Ackland">BDA</abbr>, <abbr title="Kanwar Jit Singh">KJS</abbr>), pp. 827–830.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1999-LachMP.html">DAC-1999-LachMP</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks (<abbr title="John Lach">JL</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 831–836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Oliveira.html">DAC-1999-Oliveira</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust Techniques for Watermarking Sequential Circuit Designs (<abbr title="Arlindo L. Oliveira">ALO</abbr>), pp. 837–842.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-CaldwellCKMPQW.html">DAC-1999-CaldwellCKMPQW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>Effective Iterative Techniques for Fingerprinting Design IP (<abbr title="Andrew E. Caldwell">AEC</abbr>, <abbr title="Hyun-Jin Choi">HJC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Stefanus Mantik">SM</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Gang Qu">GQ</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>), pp. 843–848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HongP.html">DAC-1999-HongP</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Synthesis Techniques for Intellectual Property Protection (<abbr title="Inki Hong">IH</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 849–854.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GoodmanCD.html">DAC-1999-GoodmanCD</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter (<abbr title="James Goodman">JG</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Abram P. Dancy">APD</abbr>), pp. 855–860.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PedramW.html">DAC-1999-PedramW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Considerations for Battery-Powered Electronics (<abbr title="Massoud Pedram">MP</abbr>, <abbr title="Qing Wu">QW</abbr>), pp. 861–866.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-SimunicBM.html">DAC-1999-SimunicBM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Cycle-Accurate Simulation of Energy Consumption in Embedded Systems (<abbr title="Tajana Simunic">TS</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 867–872.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HemaniMKPONOEL.html">DAC-1999-HemaniMKPONOEL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style (<abbr title="Ahmed Hemani">AH</abbr>, <abbr title="Thomas Meincke">TM</abbr>, <abbr title="Shashi Kumar">SK</abbr>, <abbr title="Adam Postula">AP</abbr>, <abbr title="Thomas Olsson">TO</abbr>, <abbr title="Peter Nilsson">PN</abbr>, <abbr title="Johnny Öberg">JÖ</abbr>, <abbr title="Peeter Ellervee">PE</abbr>, <abbr title="Dan Lundqvist">DL</abbr>), pp. 873–878.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KurzwegLMMPC.html">DAC-1999-KurzwegLMMPC</a></dt><dd>A CAD Tool for Optical MEMS (<abbr title="Timothy P. Kurzweg">TPK</abbr>, <abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Philippe J. Marchand">PJM</abbr>, <abbr title="Jose A. Martinez">JAM</abbr>, <abbr title="Kurt R. Prough">KRP</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>), pp. 879–884.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BanerjeeMSH.html">DAC-1999-BanerjeeMSH</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Thermal Effects in Deep Sub-Micron VLSI Interconnects (<abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Chenming Hu">CH</abbr>), pp. 885–891.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-AllenBS.html">DAC-1999-AllenBS</a></dt><dd>Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology (<abbr title="D. Allen">DA</abbr>, <abbr title="D. Behrends">DB</abbr>, <abbr title="B. Stanisic">BS</abbr>), pp. 892–897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KonduriC.html">DAC-1999-KonduriC</a> <span class="tag"><a href="tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A Framework for Collaborative and Distributed Web-Based Design (<abbr title="Gangadhar Konduri">GK</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>), pp. 898–903.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-RestleRW.html">DAC-1999-RestleRW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Dealing with Inductance in High-Speed Chip Design (<abbr title="Phillip Restle">PR</abbr>, <abbr title="Albert E. Ruehli">AER</abbr>, <abbr title="Steven G. Walker">SGW</abbr>), pp. 904–909.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KamonMMSW.html">DAC-1999-KamonMMSW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Interconnect Analysis: From 3-D Structures to Circuit Models (<abbr title="Mattan Kamon">MK</abbr>, <abbr title="Nuno Alexandre Marques">NAM</abbr>, <abbr title="Yehia Massoud">YM</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 910–914.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-BeattieP.html">DAC-1999-BeattieP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>IC Analyses Including Extracted Inductance Models (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 915–920.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-Morton.html">DAC-1999-Morton</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>On-Chip Inductance Issues in Multiconductor Systems (<abbr title="Shannon V. Morton">SVM</abbr>), pp. 921–926.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HadjiyiannisRD.html">DAC-1999-HadjiyiannisRD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Methodology for Accurate Performance Evaluation in Architecture Exploration (<abbr title="George Hadjiyiannis">GH</abbr>, <abbr title="Pietro Russo">PR</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 927–932.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-PeesHZM.html">DAC-1999-PeesHZM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>LISA — Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures (<abbr title="Stefan Pees">SP</abbr>, <abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Vojin Zivojnovic">VZ</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 933–938.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-ChoiYLPK.html">DAC-1999-ChoiYLPK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software (<abbr title="Hoon Choi">HC</abbr>, <abbr title="Ju Hwan Yi">JHY</abbr>, <abbr title="Jong-Yeol Lee">JYL</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 939–944.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-KrasnickiPRC.html">DAC-1999-KrasnickiPRC</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells (<abbr title="Michael Krasnicki">MK</abbr>, <abbr title="Rodney Phelps">RP</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 945–950.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-DoboliNDGV.html">DAC-1999-DoboliNDGV</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Nagu R. Dhanwada">NRD</abbr>, <abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 951–957.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1999-DaemsGS.html">DAC-1999-DaemsGS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits (<abbr title="Walter Daems">WD</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 958–963.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-GuerraFTSTZ.html">DAC-1999-GuerraFTSTZ</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification (<abbr title="Lisa M. Guerra">LMG</abbr>, <abbr title="Joachim Fitzner">JF</abbr>, <abbr title="Dipankar Talukdar">DT</abbr>, <abbr title="Chris Schläger">CS</abbr>, <abbr title="Bassam Tabbara">BT</abbr>, <abbr title="Vojin Zivojnovic">VZ</abbr>), pp. 964–969.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BenjaminGHMSW.html">DAC-1999-BenjaminGHMSW</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Study in Coverage-Driven Test Generation (<abbr title="Mike Benjamin">MB</abbr>, <abbr title="Daniel Geist">DG</abbr>, <abbr title="Alan Hartman">AH</abbr>, <abbr title="Gérard Mas">GM</abbr>, <abbr title="Ralph Smeets">RS</abbr>, <abbr title="Yaron Wolfsthal">YW</abbr>), pp. 970–975.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-JiangV.html">DAC-1999-JiangV</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>IC Test Using the Energy Consumption Ratio (<abbr title="Wanli Jiang">WJ</abbr>, <abbr title="Bapiraju Vinnakota">BV</abbr>), pp. 976–981.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-YueW.html">DAC-1999-YueW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Strategy of On-Chip Inductors for Highly Integrated RF Systems (<abbr title="C. Patrick Yue">CPY</abbr>, <abbr title="S. Simon Wong">SSW</abbr>), pp. 982–987.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-BelkFTBT.html">DAC-1999-BelkFTBT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The Simulation and Design of Integrated Inductors (<abbr title="N. R. Belk">NRB</abbr>, <abbr title="M. R. Frei">MRF</abbr>, <abbr title="M. Tsai">MT</abbr>, <abbr title="A. J. Becker">AJB</abbr>, <abbr title="K. L. Tokuda">KLT</abbr>), pp. 988–993.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1999-HershensonMBL.html">DAC-1999-HershensonMBL</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Optimization of Inductor Circuits via Geometric Programming (<abbr title="Maria del Mar Hershenson">MdMH</abbr>, <abbr title="Sunderarajan S. Mohan">SSM</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Thomas H. Lee">THL</abbr>), pp. 994–998.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1999-GoeringBDGKPS.html">DAC-1999-GoeringBDGKPS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Panel: What is the Proper System on Chip Design Methodology (<abbr title="Richard Goering">RG</abbr>, <abbr title="Pierre Bricaud">PB</abbr>, <abbr title="James G. Dougherty">JGD</abbr>, <abbr title="Steve Glaser">SG</abbr>, <abbr title="Michael Keating">MK</abbr>, <abbr title="Robert Payne">RP</abbr>, <abbr title="Davoud Samani">DS</abbr>), p. 999.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>