; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=ve-unknown-unknown -mattr=+vpu,-packed | FileCheck %s

; Scalar argument passing must not change (same tests as in VE/Scalar/callee.ll below - this time with +vpu)

define fastcc i32 @stack_stack_arg_i32_r9(i1 %0, i8 %1, i16 %2, i32 %3, i64 %4, i32 %5, i32 %6, i32 %7, i32 %8, i32 %9) {
; CHECK-LABEL: stack_stack_arg_i32_r9:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ldl.sx %s0, 248(, %s11)
; CHECK-NEXT:    b.l.t (, %s10)
  ret i32 %9
}

define fastcc i64 @stack_stack_arg_i64_r9(i1 %0, i8 %1, i16 %2, i32 %3, i64 %4, i64 %5, i64 %6, i64 %7, i64 %8, i64 %9) {
; CHECK-LABEL: stack_stack_arg_i64_r9:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ld %s0, 248(, %s11)
; CHECK-NEXT:    b.l.t (, %s10)
  ret i64 %9
}

define fastcc float @stack_stack_arg_f32_r9(float %p0, float %p1, float %p2, float %p3, float %p4, float %p5, float %p6, float %p7, float %s0, float %s1) {
; CHECK-LABEL: stack_stack_arg_f32_r9:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ldu %s0, 252(, %s11)
; CHECK-NEXT:    b.l.t (, %s10)
  ret float %s1
}

define fastcc i32 @stack_stack_arg_i32f32_r8(i32 %p0, float %p1, i32 %p2, float %p3, i32 %p4, float %p5, i32 %p6, float %p7, i32 %s0, float %s1) {
; CHECK-LABEL: stack_stack_arg_i32f32_r8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ldl.sx %s0, 240(, %s11)
; CHECK-NEXT:    b.l.t (, %s10)
  ret i32 %s0
}

define fastcc float @stack_stack_arg_i32f32_r9(i32 %p0, float %p1, i32 %p2, float %p3, i32 %p4, float %p5, i32 %p6, float %p7, i32 %s0, float %s1) {
; CHECK-LABEL: stack_stack_arg_i32f32_r9:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ldu %s0, 252(, %s11)
; CHECK-NEXT:    b.l.t (, %s10)
  ret float %s1
}

; Vector argument passing (fastcc feature)

; v0-to-v0 passthrough case without vreg copy.
define fastcc <256 x i32> @vreg_arg_v256i32_r0(<256 x i32> %p0) {
; CHECK-LABEL: vreg_arg_v256i32_r0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p0
}

define fastcc <256 x i32> @vreg_arg_v256i32_r1(<256 x i32> %p0, <256 x i32> %p1) {
; CHECK-LABEL: vreg_arg_v256i32_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p1
}

define fastcc <256 x i32> @vreg_arg_v256i32_r2(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2) {
; CHECK-LABEL: vreg_arg_v256i32_r2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v2
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p2
}

define fastcc <256 x i32> @vreg_arg_v256i32_r3(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2, <256 x i32> %p3) {
; CHECK-LABEL: vreg_arg_v256i32_r3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v3
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p3
}

define fastcc <256 x i32> @vreg_arg_v256i32_r4(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2, <256 x i32> %p3, <256 x i32> %p4) {
; CHECK-LABEL: vreg_arg_v256i32_r4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v4
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p4
}

define fastcc <256 x i32> @vreg_arg_v256i32_r5(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2, <256 x i32> %p3, <256 x i32> %p4, <256 x i32> %p5) {
; CHECK-LABEL: vreg_arg_v256i32_r5:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v5
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p5
}

define fastcc <256 x i32> @vreg_arg_v256i32_r6(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2, <256 x i32> %p3, <256 x i32> %p4, <256 x i32> %p5, <256 x i32> %p6) {
; CHECK-LABEL: vreg_arg_v256i32_r6:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v6
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i32> %p6
}

; TODO: Uncomment test when vector loads are upstream (vreg stack passing).
; define <256 x i32> @vreg_arg_v256i32_r7(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2, <256 x i32> %p3, <256 x i32> %p4, <256 x i32> %p5, <256 x i32> %p6, <256 x i32> %p7) {
;   ret <256 x i32> %p7
; }

; define <256 x i32> @vreg_arg_v256i32_r8(<256 x i32> %p0, <256 x i32> %p1, <256 x i32> %p2, <256 x i32> %p3, <256 x i32> %p4, <256 x i32> %p5, <256 x i32> %p6, <256 x i32> %p7, <256 x i32> %p8) {
;   ret <256 x i32> %p8
; }

define fastcc <256 x i1> @vreg_arg_v256i1_vm7(<256 x i1> %vm1, <256 x i1> %vm2, <256 x i1> %vm3, <256 x i1> %vm4, <256 x i1> %vm5, <256 x i1> %vm6, <256 x i1> %vm7, <256 x i1> %vm8) {
; CHECK-LABEL: vreg_arg_v256i1_vm7:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andm %vm1, %vm0, %vm6
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i1> %vm6
}

define fastcc <512 x i1> @vreg_arg_v512i1_vmp3(<512 x i1> %vmp1, <512 x i1> %vmp2, <512 x i1> %vmp3, <512 x i1> %vmp4) {
; CHECK-LABEL: vreg_arg_v512i1_vmp3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andm %vm2, %vm0, %vm6
; CHECK-NEXT:    andm %vm1, %vm0, %vm5
; CHECK-NEXT:    b.l.t (, %s10)
  ret <512 x i1> %vmp3
}

define fastcc <256 x i1> @vmp_cc_bug(<256 x i1> %vm1, <256 x i1> %vm2, <512 x i1> %vmp2, <256 x i1> %vm6) {
; CHECK-LABEL: vmp_cc_bug:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andm %vm1, %vm0, %vm5
; CHECK-NEXT:    b.l.t (, %s10)
  ret <256 x i1> %vm6
}


;;; Non-simple vector types.

;; Expect non-power-of-two vector that fit inside one vector register to be widened.
define fastcc <17 x i64> @vreg_arg_v17i64_r1(<256 x i64> %p0, <17 x i64> %p1) {
; CHECK-LABEL: vreg_arg_v17i64_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i64> %p1
}

define fastcc <17 x i32> @vreg_arg_v17i32_r1(<256 x i32> %p0, <17 x i32> %p1) {
; CHECK-LABEL: vreg_arg_v17i32_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i32> %p1
}

define fastcc <17 x i1> @vm_arg_v17i1_r1(<256 x i1> %p0, <17 x i1> %p1) {
; CHECK-LABEL: vm_arg_v17i1_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andm %vm1, %vm0, %vm2
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i1> %p1
}

;; Expect over-sized non-power-of-two vectors to be split(64bit elements) and widened.
define fastcc <334 x i64> @vreg_arg_v334i64_r1(<256 x i64> %p0, <334 x i64> %p1) {
; CHECK-LABEL: vreg_arg_v334i64_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v1, (0)1, %v2
; CHECK-NEXT:    b.l.t (, %s10)
  ret <334 x i64> %p1
}

define fastcc <334 x i32> @vreg_arg_v334i32_r1(<256 x i32> %p0, <334 x i32> %p1) {
; CHECK-LABEL: vreg_arg_v334i32_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v1, (0)1, %v2
; CHECK-NEXT:    b.l.t (, %s10)
  ret <334 x i32> %p1
}

; FIXME: This test documents a bug in cc lowering:
;        %p1 should live in 'VMP3' and there should be a copy from that to 'VMP1' here.
define fastcc <334 x i1> @vm_arg_v334i1_r1(<256 x i1> %p0, <334 x i1> %p1) {
; CHECK-LABEL: vm_arg_v334i1_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andm %vm1, %vm0, %vm2
; CHECK-NEXT:    andm %vm2, %vm0, %vm3
; CHECK-NEXT:    b.l.t (, %s10)
  ret <334 x i1> %p1
}

;; Vectors with over-sized elements.
; TODO: Implement custom element splitting to get this into vregs.
define fastcc <17 x i128> @vreg_arg_v17i128_r1(<256 x i128> %p0, <17 x i128> %p1) {
; CHECK-LABEL: vreg_arg_v17i128_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ld %s1, 4280(, %s11)
; CHECK-NEXT:    ld %s2, 4288(, %s11)
; CHECK-NEXT:    ld %s3, 4296(, %s11)
; CHECK-NEXT:    ld %s4, 4304(, %s11)
; CHECK-NEXT:    ld %s5, 4312(, %s11)
; CHECK-NEXT:    ld %s6, 4320(, %s11)
; CHECK-NEXT:    ld %s7, 4328(, %s11)
; CHECK-NEXT:    ld %s34, 4336(, %s11)
; CHECK-NEXT:    ld %s35, 4344(, %s11)
; CHECK-NEXT:    ld %s36, 4352(, %s11)
; CHECK-NEXT:    ld %s37, 4360(, %s11)
; CHECK-NEXT:    ld %s38, 4368(, %s11)
; CHECK-NEXT:    ld %s39, 4376(, %s11)
; CHECK-NEXT:    ld %s40, 4384(, %s11)
; CHECK-NEXT:    ld %s41, 4392(, %s11)
; CHECK-NEXT:    ld %s42, 4400(, %s11)
; CHECK-NEXT:    ld %s43, 4408(, %s11)
; CHECK-NEXT:    ld %s44, 4416(, %s11)
; CHECK-NEXT:    ld %s45, 4424(, %s11)
; CHECK-NEXT:    ld %s46, 4432(, %s11)
; CHECK-NEXT:    ld %s47, 4440(, %s11)
; CHECK-NEXT:    ld %s48, 4448(, %s11)
; CHECK-NEXT:    ld %s49, 4456(, %s11)
; CHECK-NEXT:    ld %s50, 4464(, %s11)
; CHECK-NEXT:    ld %s51, 4472(, %s11)
; CHECK-NEXT:    ld %s52, 4480(, %s11)
; CHECK-NEXT:    ld %s53, 4488(, %s11)
; CHECK-NEXT:    ld %s54, 4496(, %s11)
; CHECK-NEXT:    ld %s55, 4504(, %s11)
; CHECK-NEXT:    ld %s56, 4512(, %s11)
; CHECK-NEXT:    ld %s57, 4544(, %s11)
; CHECK-NEXT:    ld %s58, 4536(, %s11)
; CHECK-NEXT:    ld %s59, 4528(, %s11)
; CHECK-NEXT:    ld %s60, 4520(, %s11)
; CHECK-NEXT:    st %s57, 264(, %s0)
; CHECK-NEXT:    st %s58, 256(, %s0)
; CHECK-NEXT:    st %s59, 248(, %s0)
; CHECK-NEXT:    st %s60, 240(, %s0)
; CHECK-NEXT:    st %s56, 232(, %s0)
; CHECK-NEXT:    st %s55, 224(, %s0)
; CHECK-NEXT:    st %s54, 216(, %s0)
; CHECK-NEXT:    st %s53, 208(, %s0)
; CHECK-NEXT:    st %s52, 200(, %s0)
; CHECK-NEXT:    st %s51, 192(, %s0)
; CHECK-NEXT:    st %s50, 184(, %s0)
; CHECK-NEXT:    st %s49, 176(, %s0)
; CHECK-NEXT:    st %s48, 168(, %s0)
; CHECK-NEXT:    st %s47, 160(, %s0)
; CHECK-NEXT:    st %s46, 152(, %s0)
; CHECK-NEXT:    st %s45, 144(, %s0)
; CHECK-NEXT:    st %s44, 136(, %s0)
; CHECK-NEXT:    st %s43, 128(, %s0)
; CHECK-NEXT:    st %s42, 120(, %s0)
; CHECK-NEXT:    st %s41, 112(, %s0)
; CHECK-NEXT:    st %s40, 104(, %s0)
; CHECK-NEXT:    st %s39, 96(, %s0)
; CHECK-NEXT:    st %s38, 88(, %s0)
; CHECK-NEXT:    st %s37, 80(, %s0)
; CHECK-NEXT:    st %s36, 72(, %s0)
; CHECK-NEXT:    st %s35, 64(, %s0)
; CHECK-NEXT:    st %s34, 56(, %s0)
; CHECK-NEXT:    st %s7, 48(, %s0)
; CHECK-NEXT:    st %s6, 40(, %s0)
; CHECK-NEXT:    st %s5, 32(, %s0)
; CHECK-NEXT:    st %s4, 24(, %s0)
; CHECK-NEXT:    st %s3, 16(, %s0)
; CHECK-NEXT:    st %s2, 8(, %s0)
; CHECK-NEXT:    st %s1, (, %s0)
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i128> %p1
}

; TODO: Implement custom element splitting to get this into vregs.
define fastcc <17 x i65> @vreg_arg_v17i65_r1(<256 x i65> %p0, <17 x i65> %p1) {
; CHECK-LABEL: vreg_arg_v17i65_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    ld %s2, 4304(, %s11)
; CHECK-NEXT:    ld %s3, 4320(, %s11)
; CHECK-NEXT:    ld %s1, 4312(, %s11)
; CHECK-NEXT:    ld %s5, 4336(, %s11)
; CHECK-NEXT:    ld %s4, 4328(, %s11)
; CHECK-NEXT:    ld %s7, 4352(, %s11)
; CHECK-NEXT:    ld %s6, 4344(, %s11)
; CHECK-NEXT:    ld %s35, 4368(, %s11)
; CHECK-NEXT:    ld %s34, 4360(, %s11)
; CHECK-NEXT:    ld %s38, 4384(, %s11)
; CHECK-NEXT:    ld %s36, 4376(, %s11)
; CHECK-NEXT:    ld %s39, 4400(, %s11)
; CHECK-NEXT:    ld %s40, 4392(, %s11)
; CHECK-NEXT:    ld %s41, 4416(, %s11)
; CHECK-NEXT:    ld %s42, 4408(, %s11)
; CHECK-NEXT:    ld %s43, 4432(, %s11)
; CHECK-NEXT:    ld %s44, 4424(, %s11)
; CHECK-NEXT:    ld %s45, 4448(, %s11)
; CHECK-NEXT:    ld %s46, 4440(, %s11)
; CHECK-NEXT:    ld %s47, 4464(, %s11)
; CHECK-NEXT:    ld %s48, 4456(, %s11)
; CHECK-NEXT:    ld %s49, 4480(, %s11)
; CHECK-NEXT:    ld %s50, 4472(, %s11)
; CHECK-NEXT:    ld %s51, 4496(, %s11)
; CHECK-NEXT:    ld %s52, 4488(, %s11)
; CHECK-NEXT:    ld %s53, 4512(, %s11)
; CHECK-NEXT:    ld %s54, 4504(, %s11)
; CHECK-NEXT:    ld %s55, 4528(, %s11)
; CHECK-NEXT:    ld %s56, 4520(, %s11)
; CHECK-NEXT:    ld %s57, 4288(, %s11)
; CHECK-NEXT:    ld %s58, 4280(, %s11)
; CHECK-NEXT:    ld %s59, 4544(, %s11)
; CHECK-NEXT:    ld %s37, 4296(, %s11)
; CHECK-NEXT:    ld %s60, 4536(, %s11)
; CHECK-NEXT:    st %s58, (, %s0)
; CHECK-NEXT:    and %s58, 1, %s59
; CHECK-NEXT:    st1b %s58, 138(, %s0)
; CHECK-NEXT:    srl %s58, %s60, 48
; CHECK-NEXT:    st2b %s58, 136(, %s0)
; CHECK-NEXT:    sll %s58, %s37, 1
; CHECK-NEXT:    and %s57, 1, %s57
; CHECK-NEXT:    or %s57, %s57, %s58
; CHECK-NEXT:    st %s57, 8(, %s0)
; CHECK-NEXT:    srl %s57, %s56, 49
; CHECK-NEXT:    and %s55, 1, %s55
; CHECK-NEXT:    sll %s55, %s55, 15
; CHECK-NEXT:    or %s55, %s57, %s55
; CHECK-NEXT:    sll %s57, %s60, 16
; CHECK-NEXT:    or %s55, %s55, %s57
; CHECK-NEXT:    st %s55, 128(, %s0)
; CHECK-NEXT:    srl %s55, %s54, 50
; CHECK-NEXT:    and %s53, 1, %s53
; CHECK-NEXT:    sll %s53, %s53, 14
; CHECK-NEXT:    or %s53, %s53, %s55
; CHECK-NEXT:    sll %s55, %s56, 15
; CHECK-NEXT:    or %s53, %s53, %s55
; CHECK-NEXT:    st %s53, 120(, %s0)
; CHECK-NEXT:    srl %s53, %s52, 51
; CHECK-NEXT:    and %s51, 1, %s51
; CHECK-NEXT:    sll %s51, %s51, 13
; CHECK-NEXT:    or %s51, %s53, %s51
; CHECK-NEXT:    sll %s53, %s54, 14
; CHECK-NEXT:    or %s51, %s51, %s53
; CHECK-NEXT:    st %s51, 112(, %s0)
; CHECK-NEXT:    srl %s51, %s50, 52
; CHECK-NEXT:    and %s49, 1, %s49
; CHECK-NEXT:    sll %s49, %s49, 12
; CHECK-NEXT:    or %s49, %s49, %s51
; CHECK-NEXT:    sll %s51, %s52, 13
; CHECK-NEXT:    or %s49, %s49, %s51
; CHECK-NEXT:    st %s49, 104(, %s0)
; CHECK-NEXT:    srl %s49, %s48, 53
; CHECK-NEXT:    and %s47, 1, %s47
; CHECK-NEXT:    sll %s47, %s47, 11
; CHECK-NEXT:    or %s47, %s49, %s47
; CHECK-NEXT:    sll %s49, %s50, 12
; CHECK-NEXT:    or %s47, %s47, %s49
; CHECK-NEXT:    st %s47, 96(, %s0)
; CHECK-NEXT:    srl %s47, %s46, 54
; CHECK-NEXT:    and %s45, 1, %s45
; CHECK-NEXT:    sll %s45, %s45, 10
; CHECK-NEXT:    or %s45, %s45, %s47
; CHECK-NEXT:    sll %s47, %s48, 11
; CHECK-NEXT:    or %s45, %s45, %s47
; CHECK-NEXT:    st %s45, 88(, %s0)
; CHECK-NEXT:    srl %s45, %s44, 55
; CHECK-NEXT:    and %s43, 1, %s43
; CHECK-NEXT:    sll %s43, %s43, 9
; CHECK-NEXT:    or %s43, %s45, %s43
; CHECK-NEXT:    sll %s45, %s46, 10
; CHECK-NEXT:    or %s43, %s43, %s45
; CHECK-NEXT:    st %s43, 80(, %s0)
; CHECK-NEXT:    srl %s43, %s42, 56
; CHECK-NEXT:    and %s41, 1, %s41
; CHECK-NEXT:    sll %s41, %s41, 8
; CHECK-NEXT:    or %s41, %s41, %s43
; CHECK-NEXT:    sll %s43, %s44, 9
; CHECK-NEXT:    or %s41, %s41, %s43
; CHECK-NEXT:    st %s41, 72(, %s0)
; CHECK-NEXT:    srl %s41, %s40, 57
; CHECK-NEXT:    and %s39, 1, %s39
; CHECK-NEXT:    sll %s39, %s39, 7
; CHECK-NEXT:    or %s39, %s41, %s39
; CHECK-NEXT:    sll %s41, %s42, 8
; CHECK-NEXT:    or %s39, %s39, %s41
; CHECK-NEXT:    st %s39, 64(, %s0)
; CHECK-NEXT:    srl %s39, %s36, 58
; CHECK-NEXT:    and %s38, 1, %s38
; CHECK-NEXT:    sll %s38, %s38, 6
; CHECK-NEXT:    or %s38, %s38, %s39
; CHECK-NEXT:    sll %s39, %s40, 7
; CHECK-NEXT:    or %s38, %s38, %s39
; CHECK-NEXT:    st %s38, 56(, %s0)
; CHECK-NEXT:    srl %s38, %s34, 59
; CHECK-NEXT:    and %s35, 1, %s35
; CHECK-NEXT:    sll %s35, %s35, 5
; CHECK-NEXT:    or %s35, %s38, %s35
; CHECK-NEXT:    sll %s36, %s36, 6
; CHECK-NEXT:    or %s35, %s35, %s36
; CHECK-NEXT:    st %s35, 48(, %s0)
; CHECK-NEXT:    srl %s35, %s6, 60
; CHECK-NEXT:    and %s7, 1, %s7
; CHECK-NEXT:    sll %s7, %s7, 4
; CHECK-NEXT:    or %s7, %s7, %s35
; CHECK-NEXT:    sll %s34, %s34, 5
; CHECK-NEXT:    or %s7, %s7, %s34
; CHECK-NEXT:    st %s7, 40(, %s0)
; CHECK-NEXT:    srl %s7, %s4, 61
; CHECK-NEXT:    and %s5, 1, %s5
; CHECK-NEXT:    sll %s5, %s5, 3
; CHECK-NEXT:    or %s5, %s7, %s5
; CHECK-NEXT:    sll %s6, %s6, 4
; CHECK-NEXT:    or %s5, %s5, %s6
; CHECK-NEXT:    st %s5, 32(, %s0)
; CHECK-NEXT:    srl %s5, %s1, 62
; CHECK-NEXT:    and %s3, 1, %s3
; CHECK-NEXT:    sll %s3, %s3, 2
; CHECK-NEXT:    or %s3, %s3, %s5
; CHECK-NEXT:    sll %s4, %s4, 3
; CHECK-NEXT:    or %s3, %s3, %s4
; CHECK-NEXT:    st %s3, 24(, %s0)
; CHECK-NEXT:    srl %s3, %s37, 63
; CHECK-NEXT:    and %s2, 1, %s2
; CHECK-NEXT:    sll %s2, %s2, 1
; CHECK-NEXT:    or %s2, %s3, %s2
; CHECK-NEXT:    sll %s1, %s1, 2
; CHECK-NEXT:    or %s1, %s2, %s1
; CHECK-NEXT:    st %s1, 16(, %s0)
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i65> %p1
}

;; Vectors with under-sized elements.
define fastcc <17 x i16> @vreg_arg_v17i16_r1(<256 x i16> %p0, <17 x i16> %p1) {
; CHECK-LABEL: vreg_arg_v17i16_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i16> %p1
}

define fastcc <17 x i13> @vreg_arg_v17i13_r1(<256 x i13> %p0, <17 x i13> %p1) {
; CHECK-LABEL: vreg_arg_v17i13_r1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lea %s16, 256
; CHECK-NEXT:    lvl %s16
; CHECK-NEXT:    vor %v0, (0)1, %v1
; CHECK-NEXT:    b.l.t (, %s10)
  ret <17 x i13> %p1
}
