# VerilogProjects

In the Repo, the projects done as a part of EICT Academy MNIT are included.
  - Module 1: 8_bit Booth's Multiplier 
      This file is included as "Booth_Multiplier.v". 
      The output waveform obtained after simulation is included as "booth_output_waveform.PNG".
      
  - Module 2: N_bit_LFSR
      This file is included as "N_bit_LFSR.v".
      The output waveform for a test case of N=3 is included as "lfsr_output_waveform.PNG".
      
