// Seed: 1126860072
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    output uwire id_2
);
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri1 id_2
    , id_15,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri0 id_13
);
  wire id_16;
  wire id_17;
  assign id_17 = 1;
  module_0(
      id_0, id_11, id_2
  );
endmodule
