Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 13 20:42:16 2019
| Host         : DESKTOP-localhost running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_tx_top_control_sets_placed.rpt
| Design       : uart_tx_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              49 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------+------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+----------------------------------+------------------------+------------------+----------------+
|  I_clk_IBUF_BUFG | U_baudrate_gen/R_transmiting_reg | U_baudrate_gen/I_rst_n |                1 |              1 |
|  I_clk_IBUF_BUFG | U_baudrate_gen/E[0]              | U_baudrate_gen/I_rst_n |                1 |              4 |
|  I_clk_IBUF_BUFG | R_data_reg                       | U_baudrate_gen/I_rst_n |                2 |              8 |
|  I_clk_IBUF_BUFG |                                  | U_baudrate_gen/I_rst_n |               20 |             49 |
+------------------+----------------------------------+------------------------+------------------+----------------+


