
*** Running vivado
    with args -log vio_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_core.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vio_core.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.801 ; gain = 143.086 ; free physical = 3729 ; free virtual = 17344
INFO: [Synth 8-638] synthesizing module 'vio_core' [/home/brian/0404/modulator/modulator.srcs/sources_1/ip/vio_core/synth/vio_core.v:59]
INFO: [Synth 8-256] done synthesizing module 'vio_core' (7#1) [/home/brian/0404/modulator/modulator.srcs/sources_1/ip/vio_core/synth/vio_core.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.270 ; gain = 265.555 ; free physical = 3592 ; free virtual = 17212
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1197.270 ; gain = 265.555 ; free physical = 3592 ; free virtual = 17212
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1465.090 ; gain = 0.000 ; free physical = 3432 ; free virtual = 17091
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3443 ; free virtual = 17090
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3443 ; free virtual = 17090
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3443 ; free virtual = 17090
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3431 ; free virtual = 17079
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3415 ; free virtual = 17065
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3408 ; free virtual = 17062
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3408 ; free virtual = 17062
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3372 ; free virtual = 17026
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |    20|
|4     |LUT4 |    26|
|5     |LUT5 |     6|
|6     |LUT6 |    17|
|7     |FDRE |   107|
|8     |FDSE |     7|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.090 ; gain = 533.375 ; free physical = 3369 ; free virtual = 17023
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1465.098 ; gain = 465.879 ; free physical = 3368 ; free virtual = 17024
