==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Adding design file '/home/user/galapagos/middleware/hls/router/src/router.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '/home/user/galapagos/middleware/hls/router/src/router.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_in' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_switch' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'stream_out_network' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:19 . Memory (MB): peak = 348.590 ; gain = 0.020 ; free physical = 41251 ; free virtual = 120405
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 348.590 ; gain = 0.020 ; free physical = 41248 ; free virtual = 120403
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 348.855 ; gain = 0.285 ; free physical = 41238 ; free virtual = 120395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 348.855 ; gain = 0.285 ; free physical = 41232 ; free virtual = 120390
INFO: [XFORM 203-1101] Packing variable 'stream_in.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:20) into a 89-bit variable.
INFO: [XFORM 203-1101] Packing variable 'stream_out_switch.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:21) into a 89-bit variable.
INFO: [XFORM 203-1101] Packing variable 'stream_out_network.V' (/home/user/galapagos/middleware/hls/router/src/router.cpp:22) into a 89-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 476.828 ; gain = 128.258 ; free physical = 41210 ; free virtual = 120366
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 476.828 ; gain = 128.258 ; free physical = 41208 ; free virtual = 120365
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'router' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'router'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'router'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.55 seconds; current allocated memory: 76.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 76.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'router'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'router/network_table_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'router/network_addr_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_in_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_out_switch_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'router/stream_out_network_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'router' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'router'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 76.469 MB.
INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.keep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 476.828 ; gain = 128.258 ; free physical = 41209 ; free virtual = 120366
INFO: [SYSC 207-301] Generating SystemC RTL for router with prefix width32.
INFO: [VHDL 208-304] Generating VHDL RTL for router with prefix width32.
INFO: [VLOG 209-307] Generating Verilog RTL for router with prefix width32.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'stream_in_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_in_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_out_network_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'stream_out_switch_V.keep' is mapped to 'TKEEP' by default.
INFO: [HLS 200-112] Total elapsed time: 41.35 seconds; peak allocated memory: 76.469 MB.
