C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd {1 {vcom -work work -2002 -explicit C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/ps2.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ps2
-- Compiling architecture structural of ps2

} {} {}} C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd {1 {vcom -work work -2002 -explicit C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/keyboard.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity keyboard
-- Compiling architecture a of keyboard

} {} {}} C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd {0 {vcom -work work -2002 -explicit C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tank
-- Compiling architecture structural_combinational of tank
** Error: C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd(56): (vcom-1136) Unknown identifier "hist_3".

** Error: C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd(56): (vcom-1136) Unknown identifier "hist_2".

** Error: C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd(56): (vcom-1136) Unknown identifier "hist_1".

** Error: C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd(56): (vcom-1136) Unknown identifier "hist_0".

** Error: C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/tank.vhd(59): near "CASE": syntax error

} {9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0 17.0 18.0} {}} C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd {1 {vcom -work work -2002 -explicit C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/oneshot.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity oneshot
-- Compiling architecture dd of oneshot

} {} {}} C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/leddcd.vhd {1 {vcom -work work -2002 -explicit C:/Users/mantzouj/Documents/GitHub/Final_Project/testing/leddcd.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity leddcd
-- Compiling architecture data_flow of leddcd

} {} {}}
