<html>

<title>
Publications of year 2017</title>
<META http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<META name="keywords" lang="en" content="bibtex2html, bibliography, article, report">
<META name="GENERATOR" content="bibtex2html 1.01">
</head>
<body bgcolor="#ffffff" link="blue" alink="blue" vlink="blue">


<br />
<a href="../index.html"><strong> BACK TO INDEX </strong></a>
<br /><br />


<table width="100%">
<tr><td height="50" bgcolor="#669999" align="center">
<strong><font size=6 color="#ffffff" face="times">
Publications of year 2017
</font></strong>
</td></tr>
</table>


<table width="100%">
<tr><td height="35"  align="center" valign="center" bgcolor="#badfe1">
<strong><font size=4 face="times">
Thesis
</font></strong>
</td></tr>
</table>


<ol>

<li>
<a name="ramet:tel-01668740"></a><a href="../Author/RAMET-P.html">P. Ramet</a>.
<strong>Heterogeneous architectures, Hybrid methods, Hierarchical matrices for Sparse Linear Solvers</strong>.
Habilitation à diriger des recherches,
Université de Bordeaux,
November 2017.
 <a href="https://hal.inria.fr/tel-01668740"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/tel-01668740/file/hdr%20%281%29.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@phdthesis{ramet:tel-01668740,
TITLE = {{Heterogeneous architectures, Hybrid methods, Hierarchical matrices for Sparse Linear Solvers}},
AUTHOR = {Ramet, P.},
URL = {https://hal.inria.fr/tel-01668740},
SCHOOL = {{Universit{\'e} de Bordeaux}},
YEAR = {2017},
MONTH = Nov,
KEYWORDS = {Sparse},
TYPE = {Habilitation {\`a} diriger des recherches},
PDF = {https://hal.inria.fr/tel-01668740/file/hdr%20%281%29.pdf},
HAL_ID = {tel-01668740},
HAL_VERSION = {v2},

}
</pre>

</li>
<br /><br />


</ol>

<table width="100%">
<tr><td height="35"  align="center" valign="center" bgcolor="#badfe1">
<strong><font size=4 face="times">
Articles in journal, book chapters
</font></strong>
</td></tr>
</table>


<ol>

<li>
<a name="pichon:hal-01485507"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Reordering Strategy for Blocking Optimization in Sparse Linear Solvers</strong>.
<em>SIAM Journal on Matrix Analysis and Applications</em>,
38(1):226 - 248,
2017.
 <a href="https://hal.inria.fr/hal-01485507"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01485507/file/M106245.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a>  <a href="http://dx.doi.org/10.1137/16M1062454"><img align="middle" border="0" src="../Icons/doi.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@article{pichon:hal-01485507,
TITLE = {{Reordering Strategy for Blocking Optimization in Sparse Linear Solvers}},
AUTHOR = {Pichon, G. and Faverge, M. and Ramet, P. and Roman, J.},
URL = {https://hal.inria.fr/hal-01485507},
JOURNAL = {{SIAM Journal on Matrix Analysis and Applications}},
PUBLISHER = {{Society for Industrial and Applied Mathematics}},
SERIES = {SIAM Journal on Matrix Analysis and Applications},
VOLUME = {38},
NUMBER = {1},
PAGES = {226 - 248},
YEAR = {2017},
DOI = {10.1137/16M1062454},
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01485507/file/M106245.pdf},
HAL_ID = {hal-01485507},
HAL_VERSION = {v2},

}
</pre>

</li>
<br /><br />


</ol>

<table width="100%">
<tr><td height="35"  align="center" valign="center" bgcolor="#badfe1">
<strong><font size=4 face="times">
Conference articles
</font></strong>
</td></tr>
</table>


<ol>

<li>
<a name="pichon:hal-01585660"></a><a href="../Author/PICHON-G.html">G. Pichon</a>.
<strong>Utilisation de la compression Block Low-Rank pour accélérer un solveur direct creux supernodal</strong>.
In <em>COMPAS 2017</em>,
Sophia Antipolis, France,
June 2017.
 <a href="https://hal.inria.fr/hal-01585660"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01585660/file/blr.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@inproceedings{pichon:hal-01585660,
TITLE = {{Utilisation de la compression Block Low-Rank pour acc{\'e}l{\'e}rer un solveur direct creux supernodal}},
AUTHOR = {Pichon, G.},
URL = {https://hal.inria.fr/hal-01585660},
BOOKTITLE = {{COMPAS 2017}},
ADDRESS = {Sophia Antipolis, France},
YEAR = {2017},
MONTH = Jun,
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01585660/file/blr.pdf},
HAL_ID = {hal-01585660},
HAL_VERSION = {v1},

}
</pre>

</li>
<br /><br />


<li>
<a name="pichon:hal-01502215"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/DARVE-E.html">E. Darve</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Sparse Supernodal Solver Using Block Low-Rank Compression</strong>.
In <em>18th IEEE International Workshop on Parallel and Distributed Scientific and Engineering Computing (PDSEC 2017)</em>,
Orlando, United States,
June 2017.
 <a href="https://hal.inria.fr/hal-01502215"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01502215/file/blr-final.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@inproceedings{pichon:hal-01502215,
TITLE = {{Sparse Supernodal Solver Using Block Low-Rank Compression}},
AUTHOR = {Pichon, G. and Darve, E. and Faverge, M. and Ramet, P. and Roman, J.},
URL = {https://hal.inria.fr/hal-01502215},
BOOKTITLE = {{18th IEEE International Workshop on Parallel and Distributed Scientific and Engineering Computing (PDSEC 2017)}},
ADDRESS = {Orlando, United States},
YEAR = {2017},
MONTH = Jun,
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01502215/file/blr-final.pdf},
HAL_ID = {hal-01502215},
HAL_VERSION = {v1},

}
</pre>

</li>
<br /><br />


<li>
<a name="C:LaBRI::siam2017a"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/DARVE-E.html">E. Darve</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Sparse Supernodal Solver Using Hierarchical Compression over Runtime System</strong>.
In <em>SIAM Conference on Computation Science and Engineering</em>,
Atlanta, USA,
February 2017.
Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<center>
<table border=1 align=center width=80%>
<tr>
Abstract: <td>
In this talk, we present the PaStiX sparse supernodal solver, using hierarchical compression to reduce the burden on large blocks appearing during the nested dissection process. We compare the numerical stability, and the performance in terms of memory consumption and time to solution of different approaches by selecting when the compression of the factorized matrix occurs. In order to improve the efficiency of the sparse update kernel for both BLR (block low rank) and HODLR (hierarchically off-diagonal low-rank), we investigate the BDLR (boundary distance low-rank) method to preselect rows and columns in the low-rank approximation algorithm.</td>

</tr></table></center>
<br /><pre>
@InProceedings{C:LaBRI::siam2017a,
author = {Pichon, G. and Darve, E. and Faverge, M. and Ramet, P. and Roman, J.},
title = {Sparse Supernodal Solver Using Hierarchical Compression over Runtime System},
OPTcrossref = {},
OPTkey = {},
booktitle = {{SIAM} Conference on Computation Science and Engineering},
OPTpages = {},
year = {2017},
OPTeditor = {},
OPTvolume = {},
OPTnumber = {},
OPTseries = {},
address = {Atlanta, USA},
month = feb,
OPTorganization = {},
OPTpublisher = {},
OPTnote = {},
OPTannote = {},
KEYWORDS = "Sparse",
ABSTRACT = {In this talk, we present the PaStiX sparse supernodal solver, using hierarchical compression to reduce the burden on large blocks appearing during the nested dissection process. We compare the numerical stability, and the performance in terms of memory consumption and time to solution of different approaches by selecting when the compression of the factorized matrix occurs. In order to improve the efficiency of the sparse update kernel for both BLR (block low rank) and HODLR (hierarchically off-diagonal low-rank), we investigate the BDLR (boundary distance low-rank) method to preselect rows and columns in the low-rank approximation algorithm.} 
}
</pre>

</li>
<br /><br />


<li>
<a name="pichon:hal-01585622"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/DARVE-E.html">E. Darve</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Sparse Supernodal Solver exploiting Low-Rankness Property</strong>.
In <em>Sparse Days 2017</em>,
Toulouse, France,
September 2017.
 <a href="https://hal.inria.fr/hal-01585622"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01585622/file/S01E02-Pichon.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<center>
<table border=1 align=center width=80%>
<tr>
Abstract: <td>
In this talk, we will present recent advances on PaStiX, a supernodal sparse direct solver, which has been enhanced by the introduction of Block Low-Rank compression. We will describe different strategies leading to memory consumption gain and/or time-to-solution reduction. Finally, the implementation on top of runtime systems (Parsec, StarPU), will be compared with the static scheduling used in previous experiments.</td>

</tr></table></center>
<br /><pre>
@inproceedings{pichon:hal-01585622,
TITLE = {{Sparse Supernodal Solver exploiting Low-Rankness Property}},
AUTHOR = {Pichon, G. and Darve, E. and Faverge, M. and Ramet, P. and Roman, J.},
URL = {https://hal.inria.fr/hal-01585622},
BOOKTITLE = {{Sparse Days 2017}},
ADDRESS = {Toulouse, France},
YEAR = {2017},
MONTH = Sep,
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01585622/file/S01E02-Pichon.pdf},
HAL_ID = {hal-01585622},
HAL_VERSION = {v1},
ABSTRACT = {In this talk, we will present recent advances on PaStiX, a supernodal sparse direct solver, which has been enhanced by the introduction of Block Low-Rank compression. We will describe different strategies leading to memory consumption gain and/or time-to-solution reduction. Finally, the implementation on top of runtime systems (Parsec, StarPU), will be compared with the static scheduling used in previous experiments.} 
}
</pre>

</li>
<br /><br />


<li>
<a name="C:LaBRI::siam2017b"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
 and <a href="../Author/RAMET-P.html">P. Ramet</a>.
<strong>Exploiting Modern Manycore Architecture in Sparse Direct Solver with Runtime Systems</strong>.
In <em>SIAM Conference on Computation Science and Engineering</em>,
Atlanta, USA,
February 2017.
Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<center>
<table border=1 align=center width=80%>
<tr>
Abstract: <td>
Sparse direct solvers is a time consuming operation required by many scientific applications to simulate physical problems. By its important overall cost, many studies tried to optimize the time to solution of those solvers on multi-core and distributed architectures. More recently, many works have addressed heterogeneous architectures to exploit accelerators such as GPUs or Intel Xeon Phi with interesting speedup. Despite researches towards generic solutions to efficiently exploit those accelerators, their hardware evolution requires continual adaptation of the kernels running on those architectures. The recent Nvidia architectures, as Kepler, present a larger number of parallel units thus requiring more data to feed every computational units. A solution considered to supply enough computation has been to study problems with large number of small computations. The batched BLAS libraries proposed by Intel, Nvidia, or the University of Tennessee are examples of this solution. We discuss in this talk the use of the variable size batched matrix-matrix multiply to improve the performance of a the PaStiX sparse direct solver. Indeed, this kernel suits the supernodal method of the solver, and the multiple updates of variable sizes that occur during the numerical factorization. Performance results on a spectrum of matrices with different properties will be presented.</td>

</tr></table></center>
<br /><pre>
@InProceedings{C:LaBRI::siam2017b,
author = {Pichon, G. and Faverge, M. and Ramet, P.},
title = {Exploiting Modern Manycore Architecture in Sparse Direct Solver with Runtime Systems},
OPTcrossref = {},
OPTkey = {},
booktitle = {{SIAM} Conference on Computation Science and Engineering},
OPTpages = {},
year = {2017},
OPTeditor = {},
OPTvolume = {},
OPTnumber = {},
OPTseries = {},
address = {Atlanta, USA},
month = feb,
OPTorganization = {},
OPTpublisher = {},
OPTnote = {},
OPTannote = {},
KEYWORDS = "Sparse",
ABSTRACT = {Sparse direct solvers is a time consuming operation required by many scientific applications to simulate physical problems. By its important overall cost, many studies tried to optimize the time to solution of those solvers on multi-core and distributed architectures. More recently, many works have addressed heterogeneous architectures to exploit accelerators such as GPUs or Intel Xeon Phi with interesting speedup. Despite researches towards generic solutions to efficiently exploit those accelerators, their hardware evolution requires continual adaptation of the kernels running on those architectures. The recent Nvidia architectures, as Kepler, present a larger number of parallel units thus requiring more data to feed every computational units. A solution considered to supply enough computation has been to study problems with large number of small computations. The batched BLAS libraries proposed by Intel, Nvidia, or the University of Tennessee are examples of this solution. We discuss in this talk the use of the variable size batched matrix-matrix multiply to improve the performance of a the PaStiX sparse direct solver. Indeed, this kernel suits the supernodal method of the solver, and the multiple updates of variable sizes that occur during the numerical factorization. Performance results on a spectrum of matrices with different properties will be presented.} 
}
</pre>

</li>
<br /><br />


<li>
<a name="C:LaBRI::siam2017c"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Impact of Blocking Strategies for Sparse Direct Solvers on Top of Generic Runtimes</strong>.
In <em>SIAM Conference on Computation Science and Engineering</em>,
Atlanta, USA,
February 2017.
Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<center>
<table border=1 align=center width=80%>
<tr>
Abstract: <td>
Among the preprocessing steps of a sparse direct solver, reordering and block symbolic factorization are two major steps to reach a suitable granularity for BLAS kernels efficiency and runtime management. In this talk, we present a reordering strategy to increase off-diagonal block sizes. It enhances BLAS kernels and allows to handle larger tasks, reducing runtime overhead. Finally, we will comment the resulting gain in the PaStiX solver implemented over StarPU and PaRSEC.</td>

</tr></table></center>
<br /><pre>
@InProceedings{C:LaBRI::siam2017c,
author = {Pichon, G. and Faverge, M. and Ramet, P. and Roman, J.},
title = {Impact of Blocking Strategies for Sparse Direct Solvers on Top of Generic Runtimes},
OPTcrossref = {},
OPTkey = {},
booktitle = {{SIAM} Conference on Computation Science and Engineering},
OPTpages = {},
year = {2017},
OPTeditor = {},
OPTvolume = {},
OPTnumber = {},
OPTseries = {},
address = {Atlanta, USA},
month = feb,
OPTorganization = {},
OPTpublisher = {},
OPTnote = {},
OPTannote = {},
KEYWORDS = "Sparse",
ABSTRACT = {Among the preprocessing steps of a sparse direct solver, reordering and block symbolic factorization are two major steps to reach a suitable granularity for BLAS kernels efficiency and runtime management. In this talk, we present a reordering strategy to increase off-diagonal block sizes. It enhances BLAS kernels and allows to handle larger tasks, reducing runtime overhead. Finally, we will comment the resulting gain in the PaStiX solver implemented over StarPU and PaRSEC.} 
}
</pre>

</li>
<br /><br />


</ol>

<table width="100%">
<tr><td height="35"  align="center" valign="center" bgcolor="#badfe1">
<strong><font size=4 face="times">
Internal reports
</font></strong>
</td></tr>
</table>


<ol>

<li>
<a name="faverge:hal-01630208"></a><a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/MOUSTAFA-S.html">S. Moustafa</a>,
F. Févotte,
L. Plagne,
 and <a href="../Author/RAMET-P.html">P. Ramet</a>.
<strong>Efficient Parallel Solution of the 3D Stationary Boltzmann Transport Equation for Diffusive Problems</strong>.
Research Report RR-9116,
Inria ; EDF Lab,
September 2017.
 <a href="https://hal.inria.fr/hal-01630208"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01630208/file/RR-9116-1.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/NEUTRON.html">Neutron</a>.
<br /><pre>
@techreport{faverge:hal-01630208,
TITLE = {{Efficient Parallel Solution of the 3D Stationary Boltzmann Transport Equation for Diffusive Problems}},
AUTHOR = {Faverge, M. and Moustafa, S. and F{\'e}votte, F. and Plagne, L. and Ramet, P.},
URL = {https://hal.inria.fr/hal-01630208},
TYPE = {Research Report},
NUMBER = {RR-9116},
PAGES = {22},
INSTITUTION = {{Inria ; EDF Lab}},
YEAR = {2017},
MONTH = Sep,
KEYWORDS = {Neutron},
PDF = {https://hal.inria.fr/hal-01630208/file/RR-9116-1.pdf},
HAL_ID = {hal-01630208},
HAL_VERSION = {v1},

}
</pre>

</li>
<br /><br />


<li>
<a name="pichon:hal-01450732"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/DARVE-E.html">E. Darve</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Sparse Supernodal Solver Using Block Low-Rank Compression</strong>.
Research Report RR-9022,
Inria Bordeaux Sud-Ouest,
January 2017.
 <a href="https://hal.inria.fr/hal-01450732"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01450732/file/RR-9022.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@techreport{pichon:hal-01450732,
TITLE = {{Sparse Supernodal Solver Using Block Low-Rank Compression}},
AUTHOR = {Pichon, G. and Darve, E. and Faverge, M. and Ramet, P. and Roman, J.},
URL = {https://hal.inria.fr/hal-01450732},
TYPE = {Research Report},
NUMBER = {RR-9022},
PAGES = {24},
INSTITUTION = {{Inria Bordeaux Sud-Ouest}},
YEAR = {2017},
MONTH = Jan,
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01450732/file/RR-9022.pdf},
HAL_ID = {hal-01450732},
HAL_VERSION = {v1},

}
</pre>

</li>
<br /><br />


<li>
<a name="pichon:hal-01660665"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/DARVE-E.html">E. Darve</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Sparse Supernodal Solver Using Block Low-Rank Compression: design, performance and analysis</strong>.
Research Report RR-9130,
Inria Bordeaux Sud-Ouest,
December 2017.
 <a href="https://hal.inria.fr/hal-01660665"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01660665/file/RR-9130.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@techreport{pichon:hal-01660665,
TITLE = {{Sparse Supernodal Solver Using Block Low-Rank Compression: design, performance and analysis}},
AUTHOR = {Pichon, G. and Darve, E. and Faverge, M. and Ramet, P. and Roman, J.},
URL = {https://hal.inria.fr/hal-01660665},
TYPE = {Research Report},
NUMBER = {RR-9130},
PAGES = {1-32},
INSTITUTION = {{Inria Bordeaux Sud-Ouest}},
YEAR = {2017},
MONTH = Dec,
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01660665/file/RR-9130.pdf},
HAL_ID = {hal-01660665},
HAL_VERSION = {v1},

}
</pre>

</li>
<br /><br />


</ol>

<table width="100%">
<tr><td height="35"  align="center" valign="center" bgcolor="#badfe1">
<strong><font size=4 face="times">
Miscellaneous
</font></strong>
</td></tr>
</table>


<ol>

<li>
<a name="pichon:hal-01660653"></a><a href="../Author/PICHON-G.html">G. Pichon</a>,
<a href="../Author/DARVE-E.html">E. Darve</a>,
<a href="../Author/FAVERGE-M.html">M. Faverge</a>,
S. Lanteri,
<a href="../Author/RAMET-P.html">P. Ramet</a>,
 and <a href="../Author/ROMAN-J.html">J. Roman</a>.
<strong>Sparse supernodal solver with low-rank compression for solving the frequency-domain Maxwell equations discretized by a high order HDG method</strong>.
Journées jeunes chercheur-e-s - Résolution de problèmes d'ondes harmoniques de grande taille,
November 2017.
 <a href="https://hal.inria.fr/hal-01660653"><img align="middle" border="0" src="../Icons/www.gif"></a>  <a href="https://hal.inria.fr/hal-01660653/file/slides.pdf"><img align="middle" border="0" src="../Icons/pdf.gif"></a> Keyword(s): <a href="../Keyword/SPARSE.html">Sparse</a>.
<br /><pre>
@misc{pichon:hal-01660653,
TITLE = {{Sparse supernodal solver with low-rank compression for solving the frequency-domain Maxwell equations discretized by a high order HDG method}},
AUTHOR = {Pichon, G. and Darve, E. and Faverge, M. and Lanteri, S. and Ramet, P. and Roman, J.},
URL = {https://hal.inria.fr/hal-01660653},
HOWPUBLISHED = {{Journ{\'e}es jeunes chercheur-e-s - R{\'e}solution de probl{\`e}mes d'ondes harmoniques de grande taille}},
PAGES = {1-55},
YEAR = {2017},
MONTH = Nov,
KEYWORDS = {Sparse},
PDF = {https://hal.inria.fr/hal-01660653/file/slides.pdf},
HAL_ID = {hal-01660653},
HAL_VERSION = {v1},

}
</pre>

</li>
<br /><br />


</ol>

<br />
<a href="../index.html"><strong> BACK TO INDEX </strong></a>
<br /><br />


<br /><hr size="2" width="100%"><br />

<u><strong>Disclaimer:</strong></u><br /><br />
<p><em>
This material is presented to ensure timely dissemination of
scholarly and technical work. Copyright and all rights therein
are retained by authors or by other copyright holders.
All person copying this information are expected to adhere to
the terms and constraints invoked by each author's copyright.
In most cases, these works may not be reposted
without the explicit permission of the copyright holder.

</em></p>
<p><em>
Les documents contenus dans ces répertoires sont rendus disponibles
par les auteurs qui y ont contribué en vue d'assurer la diffusion
à temps de travaux savants et techniques sur une base non-commerciale.
Les droits de copie et autres droits sont gardés par les auteurs
et par les détenteurs du copyright, en dépit du fait qu'ils présentent
ici leurs travaux sous forme électronique. Les personnes copiant ces
informations doivent adhérer aux termes et contraintes couverts par
le copyright de chaque auteur. Ces travaux ne peuvent pas être
rendus disponibles ailleurs sans la permission explicite du détenteur
du copyright.

</em></p>

<br /><hr size="2" width="100%"><br />

Last modified: Tue Mar 10 11:30:37 2020

<br />Author: ramet.

<br /><hr size="2" width="100%"><br />

<p>This document was translated from BibT<sub>E</sub>X by
<a href="http://www-sop.inria.fr/epidaure/personnel/malandain/codes/bibtex2html.html"><em>bibtex2html</em></a>
</p>


</body>


</html>
