############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name axi_slave_lite_reg "axi_slave_lite_reg"
set_directive_protocol -mode fixed "axi_slave_lite_reg/WAIT_FOR_READ"
set_directive_protocol -mode fixed "axi_slave_lite_reg/WAIT_FOR_BRESP"
