

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Fri Feb  3 10:33:47 2023
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        proj
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |                              Modules                             |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |    |            |            |     |
    |                              & Loops                             |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +------------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ example*                                                        |  Timing|  -0.00|        -|       -|         -|        -|     -|  dataflow|  8 (~0%)|   -|  1664 (~0%)|  2055 (~0%)|    -|
    | + grp_getinstream_fu_98                                          |       -|   1.47|        -|       -|         -|        -|     -|        no|        -|   -|    69 (~0%)|   131 (~0%)|    -|
    |  o VITIS_LOOP_38_1                                               |       -|   3.65|        -|       -|         2|        1|     -|       yes|        -|   -|           -|           -|    -|
    | + outTop_c_channel_entry_proc_fu_112                             |       -|   3.65|        0|   0.000|         -|        0|     -|        no|        -|   -|    66 (~0%)|    20 (~0%)|    -|
    | + grp_streamtoparallelwithburst_fu_118                           |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|        -|   -|   314 (~0%)|   595 (~0%)|    -|
    |  + grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|        -|   -|   103 (~0%)|   132 (~0%)|    -|
    |   o VITIS_LOOP_24_2                                              |       -|   3.65|        -|       -|         3|        1|     -|       yes|        -|   -|           -|           -|    -|
    |  o VITIS_LOOP_22_1                                               |       -|   3.65|        -|       -|         -|        -|     -|        no|        -|   -|           -|           -|    -|
    +------------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 10      | slave  | 0        | 512       | 16           | 256          | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* AXIS
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| Interface   | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-------------+---------------+-------+-------+-------+--------+-------+--------+
| inStreamTop | both          | 64    | 8     | 1     | 1      | 8     | 1      |
+-------------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------------+
| Argument    | Direction | Datatype                                    |
+-------------+-----------+---------------------------------------------+
| inStreamTop | in        | stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& |
| outTop      | out       | ap_uint<64>*                                |
+-------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+-------------+------------------------+-----------+----------+-----------------------+
| Argument    | HW Name                | HW Type   | HW Usage | HW Info               |
+-------------+------------------------+-----------+----------+-----------------------+
| inStreamTop | inStreamTop            | interface |          |                       |
| outTop      | m_axi_gmem0            | interface |          |                       |
| outTop      | s_axi_control outTop_1 | register  | offset   | offset=0x10, range=32 |
| outTop      | s_axi_control outTop_2 | register  | offset   | offset=0x14, range=32 |
+-------------+------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
| HW Interface | Loop            | Message                                                                                                                                                                                                                        | Location          |
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
| m_axi_gmem0  | VITIS_LOOP_24_2 | Multiple burst writes of variable length and bit width 64. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | example.cpp:24:22 |
+--------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


