{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551842935790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551842935826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 22:28:55 2019 " "Processing started: Tue Mar 05 22:28:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551842935826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842935826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842935826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551842938586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551842938586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-arc " "Found design unit 1: BCD-arc" {  } { { "../../src/BCD.vhd" "" { Text "X:/CPET-561/Lab_4/src/BCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842980349 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../../src/BCD.vhd" "" { Text "X:/CPET-561/Lab_4/src/BCD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842980349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842980349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-Behavioral " "Found design unit 1: double_dabble-Behavioral" {  } { { "../../src/double_dabble.vhd" "" { Text "X:/CPET-561/Lab_4/src/double_dabble.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842980595 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble.vhd" "" { Text "X:/CPET-561/Lab_4/src/double_dabble.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842980595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842980595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/fsm_angle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/fsm_angle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Angle-beh " "Found design unit 1: FSM_Angle-beh" {  } { { "../../src/FSM_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/FSM_Angle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842980848 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Angle " "Found entity 1: FSM_Angle" {  } { { "../../src/FSM_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/FSM_Angle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842980848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842980848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/fsm_servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/fsm_servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Servo-beh " "Found design unit 1: FSM_Servo-beh" {  } { { "../../src/FSM_Servo.vhd" "" { Text "X:/CPET-561/Lab_4/src/FSM_Servo.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981090 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Servo " "Found entity 1: FSM_Servo" {  } { { "../../src/FSM_Servo.vhd" "" { Text "X:/CPET-561/Lab_4/src/FSM_Servo.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842981090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/generic_counter_angle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/generic_counter_angle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_Angle-beh " "Found design unit 1: generic_counter_Angle-beh" {  } { { "../../src/generic_counter_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Angle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981139 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter_Angle " "Found entity 1: generic_counter_Angle" {  } { { "../../src/generic_counter_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Angle.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842981139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/generic_counter_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/generic_counter_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_counter_Time-beh " "Found design unit 1: generic_counter_Time-beh" {  } { { "../../src/generic_counter_Time.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981165 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_counter_Time " "Found entity 1: generic_counter_Time" {  } { { "../../src/generic_counter_Time.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Time.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842981165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/components_include.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cpet-561/lab_4/src/components_include.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_include " "Found design unit 1: components_include" {  } { { "../../src/components_include.vhd" "" { Text "X:/CPET-561/Lab_4/src/components_include.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842981507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "../../src/memory.vhd" "" { Text "X:/CPET-561/Lab_4/src/memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981736 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../src/memory.vhd" "" { Text "X:/CPET-561/Lab_4/src/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842981736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842981736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "X:/CPET-561/Lab_4/src/rising_edge_synchronizer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982001 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "X:/CPET-561/Lab_4/src/rising_edge_synchronizer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842982001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/synchronizer4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/synchronizer4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer4bit-beh " "Found design unit 1: synchronizer4bit-beh" {  } { { "../../src/synchronizer4bit.vhd" "" { Text "X:/CPET-561/Lab_4/src/synchronizer4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982243 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer4bit " "Found entity 1: synchronizer4bit" {  } { { "../../src/synchronizer4bit.vhd" "" { Text "X:/CPET-561/Lab_4/src/synchronizer4bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842982243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/synchronizer8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/synchronizer8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer8bit-beh " "Found design unit 1: synchronizer8bit-beh" {  } { { "../../src/synchronizer8bit.vhd" "" { Text "X:/CPET-561/Lab_4/src/synchronizer8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982481 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer8bit " "Found entity 1: synchronizer8bit" {  } { { "../../src/synchronizer8bit.vhd" "" { Text "X:/CPET-561/Lab_4/src/synchronizer8bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842982481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_4/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_4/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-ServoMotor " "Found design unit 1: Top-ServoMotor" {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551842982725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842982725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551842984535 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Min_raw Top.vhd(41) " "VHDL Signal Declaration warning at Top.vhd(41): used implicit default value for signal \"Min_raw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551842984557 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Max_raw Top.vhd(42) " "VHDL Signal Declaration warning at Top.vhd(42): used implicit default value for signal \"Max_raw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551842984557 "|Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Read_Data Top.vhd(57) " "Verilog HDL or VHDL warning at Top.vhd(57): object \"Read_Data\" assigned a value but never read" {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551842984557 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Memory_for_display " "Elaborating entity \"memory\" for hierarchy \"memory:Memory_for_display\"" {  } { { "../../src/Top.vhd" "Memory_for_display" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551842984698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer8bit synchronizer8bit:A_Synchonizer " "Elaborating entity \"synchronizer8bit\" for hierarchy \"synchronizer8bit:A_Synchonizer\"" {  } { { "../../src/Top.vhd" "A_Synchonizer" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551842984830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Servo FSM_Servo:The_State_MachineF " "Elaborating entity \"FSM_Servo\" for hierarchy \"FSM_Servo:The_State_MachineF\"" {  } { { "../../src/Top.vhd" "The_State_MachineF" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551842985025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter_Time generic_counter_Time:Timing_Counter " "Elaborating entity \"generic_counter_Time\" for hierarchy \"generic_counter_Time:Timing_Counter\"" {  } { { "../../src/Top.vhd" "Timing_Counter" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551842985138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_counter_Angle generic_counter_Angle:Angle_Counter " "Elaborating entity \"generic_counter_Angle\" for hierarchy \"generic_counter_Angle:Angle_Counter\"" {  } { { "../../src/Top.vhd" "Angle_Counter" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551842985220 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Angle_count generic_counter_Angle.vhd(43) " "VHDL Process Statement warning at generic_counter_Angle.vhd(43): inferring latch(es) for signal or variable \"Angle_count\", which holds its previous value in one or more paths through the process" {  } { { "../../src/generic_counter_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Angle.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1551842985230 "|Top|generic_counter_Angle:Angle_Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_count\[0\] generic_counter_Angle.vhd(43) " "Inferred latch for \"Angle_count\[0\]\" at generic_counter_Angle.vhd(43)" {  } { { "../../src/generic_counter_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Angle.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842985232 "|Top|generic_counter_Angle:Angle_Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_count\[1\] generic_counter_Angle.vhd(43) " "Inferred latch for \"Angle_count\[1\]\" at generic_counter_Angle.vhd(43)" {  } { { "../../src/generic_counter_Angle.vhd" "" { Text "X:/CPET-561/Lab_4/src/generic_counter_Angle.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842985233 "|Top|generic_counter_Angle:Angle_Counter"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551842988221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551842990881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551842990881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551842992271 "|Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551842992271 "|Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../src/Top.vhd" "" { Text "X:/CPET-561/Lab_4/src/Top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551842992271 "|Top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551842992271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551842992272 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551842992272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551842992272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551842992272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551842992780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 22:29:52 2019 " "Processing ended: Tue Mar 05 22:29:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551842992780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551842992780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551842992780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551842992780 ""}
