Classic Timing Analyzer report for FaceDetection
Sat Apr 13 11:05:30 2013
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
  6. Clock Setup: 'CLOCK_50'
  7. Clock Setup: 'GPIO_1[0]'
  8. Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
  9. Clock Hold: 'CLOCK_50'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 6.475 ns                         ; DRAM_DQ[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                         ; --                                         ; CLOCK_50                                   ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 12.909 ns                        ; VGA_Controller:u1|V_Cont[4]                                                                                                                ; VGA_R[1]                                                                                                                                   ; CLOCK_50                                   ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; 1.655 ns                         ; SW[8]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                            ; --                                         ; CLOCK_50                                   ; 0            ;
; Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0' ; -1.754 ns ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; Reset_Delay:u2|oRST_0                                                                                                                      ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                          ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 81           ;
; Clock Setup: 'CLOCK_50'                                   ; 5.468 ns  ; 50.00 MHz ( period = 20.000 ns ) ; 110.33 MHz ( period = 9.064 ns ) ; VGA_Controller:u1|oRequest                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; CLOCK_50                                   ; CLOCK_50                                   ; 0            ;
; Clock Setup: 'GPIO_1[0]'                                  ; N/A       ; None                             ; 163.32 MHz ( period = 6.123 ns ) ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; GPIO_1[0]                                  ; GPIO_1[0]                                  ; 0            ;
; Clock Hold: 'CLOCK_50'                                    ; -0.470 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                            ; CLOCK_50                                   ; CLOCK_50                                   ; 8            ;
; Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                                                                                                                            ;                                                                                                                                            ;                                            ;                                            ; 89           ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                       ;
+----------------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+
; Option                                                         ; Setting            ; From            ; To                       ; Entity Name ;
+----------------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+
; Device Name                                                    ; EP2C20F484C6       ;                 ;                          ;             ;
; Timing Models                                                  ; Final              ;                 ;                          ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;                 ;                          ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;                 ;                          ;             ;
; Cut off read during write signal paths                         ; On                 ;                 ;                          ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;                 ;                          ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;                 ;                          ;             ;
; Ignore Clock Settings                                          ; Off                ;                 ;                          ;             ;
; Analyze latches as synchronous elements                        ; On                 ;                 ;                          ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;                 ;                          ;             ;
; Enable Clock Latency                                           ; Off                ;                 ;                          ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;                 ;                          ;             ;
; Number of source nodes to report per destination node          ; 10                 ;                 ;                          ;             ;
; Number of destination nodes to report                          ; 10                 ;                 ;                          ;             ;
; Number of paths to report                                      ; 200                ;                 ;                          ;             ;
; Report Minimum Timing Checks                                   ; Off                ;                 ;                          ;             ;
; Use Fast Timing Models                                         ; Off                ;                 ;                          ;             ;
; Report IO Paths Separately                                     ; Off                ;                 ;                          ;             ;
; Perform Multicorner Analysis                                   ; On                 ;                 ;                          ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;                 ;                          ;             ;
; Cut Timing Path                                                ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a  ; dcfifo_enm1 ;
; Cut Timing Path                                                ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ; dcfifo_enm1 ;
+----------------------------------------------------------------+--------------------+-----------------+--------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ;                    ; PLL output ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 2                   ; -2.187 ns ;              ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ;                    ; PLL output ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 5                     ; 2                   ; -5.186 ns ;              ;
; CLOCK_50                                   ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[0]                                  ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                      ; To                                                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -1.754 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.998 ns                ;
; -1.754 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.998 ns                ;
; -1.754 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.998 ns                ;
; -1.730 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.974 ns                ;
; -1.730 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.974 ns                ;
; -1.730 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.974 ns                ;
; -1.521 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.763 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.512 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.243 ns                  ; 2.755 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.497 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.244 ns                  ; 2.741 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.289 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 2.530 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -1.118 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.360 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.835 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.242 ns                  ; 2.077 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                 ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; -0.744 ns                               ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                     ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                  ; CLOCK_50                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.813 ns                    ; 1.241 ns                  ; 1.985 ns                ;
; 2.185 ns                                ; 171.97 MHz ( period = 5.815 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.603 ns                ;
; 2.185 ns                                ; 171.97 MHz ( period = 5.815 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.603 ns                ;
; 2.185 ns                                ; 171.97 MHz ( period = 5.815 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.603 ns                ;
; 2.209 ns                                ; 172.68 MHz ( period = 5.791 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.579 ns                ;
; 2.209 ns                                ; 172.68 MHz ( period = 5.791 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.579 ns                ;
; 2.209 ns                                ; 172.68 MHz ( period = 5.791 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.579 ns                ;
; 2.262 ns                                ; 174.28 MHz ( period = 5.738 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.524 ns                ;
; 2.285 ns                                ; 174.98 MHz ( period = 5.715 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.512 ns                ;
; 2.288 ns                                ; 175.07 MHz ( period = 5.712 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.509 ns                ;
; 2.288 ns                                ; 175.07 MHz ( period = 5.712 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.498 ns                ;
; 2.322 ns                                ; 176.12 MHz ( period = 5.678 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.475 ns                ;
; 2.333 ns                                ; 176.46 MHz ( period = 5.667 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.453 ns                ;
; 2.357 ns                                ; 177.21 MHz ( period = 5.643 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.440 ns                ;
; 2.359 ns                                ; 177.27 MHz ( period = 5.641 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.427 ns                ;
; 2.360 ns                                ; 177.30 MHz ( period = 5.640 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.437 ns                ;
; 2.394 ns                                ; 178.38 MHz ( period = 5.606 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.403 ns                ;
; 2.404 ns                                ; 178.70 MHz ( period = 5.596 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.382 ns                ;
; 2.418 ns                                ; 179.15 MHz ( period = 5.582 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.368 ns                ;
; 2.424 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.374 ns                ;
; 2.424 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.374 ns                ;
; 2.424 ns                                ; 179.34 MHz ( period = 5.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.374 ns                ;
; 2.426 ns                                ; 179.40 MHz ( period = 5.574 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.371 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.427 ns                                ; 179.44 MHz ( period = 5.573 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.787 ns                  ; 5.360 ns                ;
; 2.430 ns                                ; 179.53 MHz ( period = 5.570 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.356 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.442 ns                                ; 179.92 MHz ( period = 5.558 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]              ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.788 ns                  ; 5.346 ns                ;
; 2.448 ns                                ; 180.12 MHz ( period = 5.552 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.350 ns                ;
; 2.448 ns                                ; 180.12 MHz ( period = 5.552 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.350 ns                ;
; 2.448 ns                                ; 180.12 MHz ( period = 5.552 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.350 ns                ;
; 2.475 ns                                ; 181.00 MHz ( period = 5.525 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.311 ns                ;
; 2.494 ns                                ; 181.62 MHz ( period = 5.506 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.303 ns                ;
; 2.496 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.302 ns                ;
; 2.496 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.302 ns                ;
; 2.496 ns                                ; 181.69 MHz ( period = 5.504 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.302 ns                ;
; 2.497 ns                                ; 181.72 MHz ( period = 5.503 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.300 ns                ;
; 2.497 ns                                ; 181.72 MHz ( period = 5.503 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.300 ns                ;
; 2.498 ns                                ; 181.75 MHz ( period = 5.502 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.299 ns                ;
; 2.500 ns                                ; 181.82 MHz ( period = 5.500 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.297 ns                ;
; 2.501 ns                                ; 181.85 MHz ( period = 5.499 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.285 ns                ;
; 2.512 ns                                ; 182.22 MHz ( period = 5.488 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0]              ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.280 ns                ;
; 2.512 ns                                ; 182.22 MHz ( period = 5.488 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0]              ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.280 ns                ;
; 2.512 ns                                ; 182.22 MHz ( period = 5.488 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0]              ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.280 ns                ;
; 2.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.278 ns                ;
; 2.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.278 ns                ;
; 2.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.278 ns                ;
; 2.531 ns                                ; 182.85 MHz ( period = 5.469 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.266 ns                ;
; 2.534 ns                                ; 182.95 MHz ( period = 5.466 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.263 ns                ;
; 2.536 ns                                ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0]              ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.256 ns                ;
; 2.536 ns                                ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0]              ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.256 ns                ;
; 2.536 ns                                ; 183.02 MHz ( period = 5.464 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[0]              ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.256 ns                ;
; 2.546 ns                                ; 183.35 MHz ( period = 5.454 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.240 ns                ;
; 2.549 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]              ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.243 ns                ;
; 2.549 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]              ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.243 ns                ;
; 2.549 ns                                ; 183.45 MHz ( period = 5.451 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]              ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.243 ns                ;
; 2.572 ns                                ; 184.23 MHz ( period = 5.428 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.225 ns                ;
; 2.572 ns                                ; 184.23 MHz ( period = 5.428 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.214 ns                ;
; 2.573 ns                                ; 184.26 MHz ( period = 5.427 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]              ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.219 ns                ;
; 2.573 ns                                ; 184.26 MHz ( period = 5.427 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]              ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.219 ns                ;
; 2.573 ns                                ; 184.26 MHz ( period = 5.427 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]              ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.792 ns                  ; 5.219 ns                ;
; 2.575 ns                                ; 184.33 MHz ( period = 5.425 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.222 ns                ;
; 2.587 ns                                ; 184.74 MHz ( period = 5.413 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.796 ns                  ; 5.209 ns                ;
; 2.598 ns                                ; 185.12 MHz ( period = 5.402 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.199 ns                ;
; 2.598 ns                                ; 185.12 MHz ( period = 5.402 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.199 ns                ;
; 2.609 ns                                ; 185.49 MHz ( period = 5.391 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.188 ns                ;
; 2.615 ns                                ; 185.70 MHz ( period = 5.385 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[2]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.182 ns                ;
; 2.617 ns                                ; 185.77 MHz ( period = 5.383 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.169 ns                ;
; 2.618 ns                                ; 185.80 MHz ( period = 5.382 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[2]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.179 ns                ;
; 2.621 ns                                ; 185.91 MHz ( period = 5.379 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.177 ns                ;
; 2.633 ns                                ; 186.32 MHz ( period = 5.367 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.165 ns                ;
; 2.633 ns                                ; 186.32 MHz ( period = 5.367 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.165 ns                ;
; 2.633 ns                                ; 186.32 MHz ( period = 5.367 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.165 ns                ;
; 2.635 ns                                ; 186.39 MHz ( period = 5.365 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.162 ns                ;
; 2.636 ns                                ; 186.43 MHz ( period = 5.364 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.162 ns                ;
; 2.636 ns                                ; 186.43 MHz ( period = 5.364 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.162 ns                ;
; 2.636 ns                                ; 186.43 MHz ( period = 5.364 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.162 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.159 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_datain_reg3  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.148 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_datain_reg2  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.148 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_datain_reg1  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.148 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg8 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg7 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg6 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg5 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg4 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg3 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_address_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_datain_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.148 ns                ;
; 2.638 ns                                ; 186.50 MHz ( period = 5.362 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_we_reg       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.802 ns                  ; 5.164 ns                ;
; 2.642 ns                                ; 186.64 MHz ( period = 5.358 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[2]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.155 ns                ;
; 2.643 ns                                ; 186.67 MHz ( period = 5.357 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.143 ns                ;
; 2.645 ns                                ; 186.74 MHz ( period = 5.355 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[2]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.152 ns                ;
; 2.651 ns                                ; 186.95 MHz ( period = 5.349 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.811 ns                  ; 5.160 ns                ;
; 2.651 ns                                ; 186.95 MHz ( period = 5.349 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.811 ns                  ; 5.160 ns                ;
; 2.651 ns                                ; 186.95 MHz ( period = 5.349 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.811 ns                  ; 5.160 ns                ;
; 2.652 ns                                ; 186.99 MHz ( period = 5.348 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[2]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.145 ns                ;
; 2.657 ns                                ; 187.16 MHz ( period = 5.343 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[4]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.140 ns                ;
; 2.657 ns                                ; 187.16 MHz ( period = 5.343 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.141 ns                ;
; 2.657 ns                                ; 187.16 MHz ( period = 5.343 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.141 ns                ;
; 2.657 ns                                ; 187.16 MHz ( period = 5.343 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]             ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.141 ns                ;
; 2.659 ns                                ; 187.23 MHz ( period = 5.341 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.796 ns                  ; 5.137 ns                ;
; 2.660 ns                                ; 187.27 MHz ( period = 5.340 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[4]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.797 ns                  ; 5.137 ns                ;
; 2.660 ns                                ; 187.27 MHz ( period = 5.340 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.138 ns                ;
; 2.660 ns                                ; 187.27 MHz ( period = 5.340 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.138 ns                ;
; 2.660 ns                                ; 187.27 MHz ( period = 5.340 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[3]             ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.798 ns                  ; 5.138 ns                ;
; 2.664 ns                                ; 187.41 MHz ( period = 5.336 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_datain_reg3  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.122 ns                ;
; 2.664 ns                                ; 187.41 MHz ( period = 5.336 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~portb_datain_reg2  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 8.000 ns                    ; 7.786 ns                  ; 5.122 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                           ;                                                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                      ; To                                                                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 5.468 ns                                ; 110.33 MHz ( period = 9.064 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 4.310 ns                ;
; 5.539 ns                                ; 112.08 MHz ( period = 8.922 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 4.239 ns                ;
; 5.610 ns                                ; 113.90 MHz ( period = 8.780 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 4.168 ns                ;
; 5.681 ns                                ; 115.77 MHz ( period = 8.638 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 4.097 ns                ;
; 5.752 ns                                ; 117.70 MHz ( period = 8.496 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 4.026 ns                ;
; 5.785 ns                                ; 118.62 MHz ( period = 8.430 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 4.000 ns                ;
; 5.823 ns                                ; 119.70 MHz ( period = 8.354 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.955 ns                ;
; 5.856 ns                                ; 120.66 MHz ( period = 8.288 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.929 ns                ;
; 5.894 ns                                ; 121.77 MHz ( period = 8.212 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.884 ns                ;
; 5.927 ns                                ; 122.76 MHz ( period = 8.146 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.858 ns                ;
; 5.998 ns                                ; 124.94 MHz ( period = 8.004 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.787 ns                ;
; 6.053 ns                                ; 126.68 MHz ( period = 7.894 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.725 ns                ;
; 6.069 ns                                ; 127.19 MHz ( period = 7.862 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.716 ns                ;
; 6.124 ns                                ; 129.00 MHz ( period = 7.752 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.654 ns                ;
; 6.195 ns                                ; 131.41 MHz ( period = 7.610 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.583 ns                ;
; 6.228 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.557 ns                ;
; 6.299 ns                                ; 135.10 MHz ( period = 7.402 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.486 ns                ;
; 6.370 ns                                ; 137.74 MHz ( period = 7.260 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.415 ns                ;
; 6.372 ns                                ; 137.82 MHz ( period = 7.256 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.376 ns                ;
; 6.372 ns                                ; 137.82 MHz ( period = 7.256 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.376 ns                ;
; 6.372 ns                                ; 137.82 MHz ( period = 7.256 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.376 ns                ;
; 6.372 ns                                ; 137.82 MHz ( period = 7.256 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.376 ns                ;
; 6.441 ns                                ; 140.49 MHz ( period = 7.118 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.344 ns                ;
; 6.456 ns                                ; 141.08 MHz ( period = 7.088 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.322 ns                ;
; 6.456 ns                                ; 141.08 MHz ( period = 7.088 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.322 ns                ;
; 6.456 ns                                ; 141.08 MHz ( period = 7.088 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.322 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[11]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.748 ns                  ; 3.287 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 3.316 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 3.316 ns                ;
; 6.461 ns                                ; 141.28 MHz ( period = 7.078 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.777 ns                  ; 3.316 ns                ;
; 6.512 ns                                ; 143.35 MHz ( period = 6.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 3.273 ns                ;
; 6.582 ns                                ; 146.28 MHz ( period = 6.836 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 3.196 ns                ;
; 6.751 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.783 ns                  ; 3.032 ns                ;
; 6.751 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.783 ns                  ; 3.032 ns                ;
; 6.751 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.783 ns                  ; 3.032 ns                ;
; 6.751 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.783 ns                  ; 3.032 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 2.988 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 2.981 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 2.988 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 2.981 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 2.981 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 2.981 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 2.981 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.778 ns                  ; 2.981 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 2.988 ns                ;
; 6.797 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 2.988 ns                ;
; 6.899 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.785 ns                  ; 2.886 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 6.960 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.814 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 7.156 ns                                ; 175.81 MHz ( period = 5.688 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.774 ns                  ; 2.618 ns                ;
; 14.452 ns                               ; 180.25 MHz ( period = 5.548 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.329 ns                ;
; 14.462 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 5.318 ns                ;
; 14.521 ns                               ; 182.52 MHz ( period = 5.479 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.260 ns                ;
; 14.523 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.258 ns                ;
; 14.533 ns                               ; 182.92 MHz ( period = 5.467 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 5.247 ns                ;
; 14.592 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.189 ns                ;
; 14.594 ns                               ; 184.98 MHz ( period = 5.406 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.187 ns                ;
; 14.604 ns                               ; 185.32 MHz ( period = 5.396 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 5.176 ns                ;
; 14.663 ns                               ; 187.37 MHz ( period = 5.337 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.118 ns                ;
; 14.665 ns                               ; 187.44 MHz ( period = 5.335 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.116 ns                ;
; 14.675 ns                               ; 187.79 MHz ( period = 5.325 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 5.105 ns                ;
; 14.734 ns                               ; 189.90 MHz ( period = 5.266 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.047 ns                ;
; 14.736 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.045 ns                ;
; 14.746 ns                               ; 190.33 MHz ( period = 5.254 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 5.034 ns                ;
; 14.765 ns                               ; 191.02 MHz ( period = 5.235 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.016 ns                ;
; 14.784 ns                               ; 191.72 MHz ( period = 5.216 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.002 ns                ;
; 14.794 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.782 ns                 ; 4.988 ns                ;
; 14.805 ns                               ; 192.49 MHz ( period = 5.195 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.976 ns                ;
; 14.807 ns                               ; 192.57 MHz ( period = 5.193 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.974 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 4.963 ns                ;
; 14.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.945 ns                ;
; 14.853 ns                               ; 194.29 MHz ( period = 5.147 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.933 ns                ;
; 14.855 ns                               ; 194.36 MHz ( period = 5.145 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.931 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.873 ns                               ; 195.05 MHz ( period = 5.127 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.912 ns                ;
; 14.876 ns                               ; 195.16 MHz ( period = 5.124 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.905 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.903 ns                ;
; 14.888 ns                               ; 195.62 MHz ( period = 5.112 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 4.892 ns                ;
; 14.900 ns                               ; 196.08 MHz ( period = 5.100 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.881 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.903 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.882 ns                ;
; 14.907 ns                               ; 196.35 MHz ( period = 5.093 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.874 ns                ;
; 14.909 ns                               ; 196.43 MHz ( period = 5.091 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.878 ns                ;
; 14.924 ns                               ; 197.01 MHz ( period = 5.076 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.862 ns                ;
; 14.926 ns                               ; 197.08 MHz ( period = 5.074 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.860 ns                ;
; 14.947 ns                               ; 197.90 MHz ( period = 5.053 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.834 ns                ;
; 14.971 ns                               ; 198.85 MHz ( period = 5.029 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.810 ns                ;
; 14.976 ns                               ; 199.04 MHz ( period = 5.024 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.809 ns                ;
; 14.978 ns                               ; 199.12 MHz ( period = 5.022 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.803 ns                ;
; 14.980 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.807 ns                ;
; 14.986 ns                               ; 199.44 MHz ( period = 5.014 ns )                    ; Reset_Delay:u2|Cont[14]                                                                                                                                   ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 4.804 ns                ;
; 14.986 ns                               ; 199.44 MHz ( period = 5.014 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 4.804 ns                ;
; 14.987 ns                               ; 199.48 MHz ( period = 5.013 ns )                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.782 ns                 ; 4.795 ns                ;
; 14.995 ns                               ; 199.80 MHz ( period = 5.005 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.791 ns                ;
; 14.997 ns                               ; 199.88 MHz ( period = 5.003 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.789 ns                ;
; 15.006 ns                               ; 200.24 MHz ( period = 4.994 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.779 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.019 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.766 ns                ;
; 15.037 ns                               ; 201.49 MHz ( period = 4.963 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.744 ns                ;
; 15.042 ns                               ; 201.69 MHz ( period = 4.958 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.739 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 4.733 ns                ;
; 15.049 ns                               ; 201.98 MHz ( period = 4.951 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.732 ns                ;
; 15.051 ns                               ; 202.06 MHz ( period = 4.949 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.736 ns                ;
; 15.066 ns                               ; 202.68 MHz ( period = 4.934 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.720 ns                ;
; 15.068 ns                               ; 202.76 MHz ( period = 4.932 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.718 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.783 ns                 ; 4.711 ns                ;
; 15.088 ns                               ; 203.58 MHz ( period = 4.912 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 4.702 ns                ;
; 15.104 ns                               ; 204.25 MHz ( period = 4.896 ns )                    ; Reset_Delay:u2|Cont[11]                                                                                                                                   ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 4.686 ns                ;
; 15.106 ns                               ; 204.33 MHz ( period = 4.894 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.675 ns                ;
; 15.108 ns                               ; 204.42 MHz ( period = 4.892 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.673 ns                ;
; 15.113 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.668 ns                ;
; 15.118 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 4.662 ns                ;
; 15.120 ns                               ; 204.92 MHz ( period = 4.880 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.661 ns                ;
; 15.122 ns                               ; 205.00 MHz ( period = 4.878 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.663 ns                ;
; 15.122 ns                               ; 205.00 MHz ( period = 4.878 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.665 ns                ;
; 15.134 ns                               ; 205.51 MHz ( period = 4.866 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.652 ns                ;
; 15.137 ns                               ; 205.63 MHz ( period = 4.863 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.649 ns                ;
; 15.139 ns                               ; 205.72 MHz ( period = 4.861 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.647 ns                ;
; 15.140 ns                               ; 205.76 MHz ( period = 4.860 ns )                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 18.972 ns                 ; 3.832 ns                ;
; 15.143 ns                               ; 205.89 MHz ( period = 4.857 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 21.496 ns                 ; 6.353 ns                ;
; 15.143 ns                               ; 205.89 MHz ( period = 4.857 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 21.496 ns                 ; 6.353 ns                ;
; 15.155 ns                               ; 206.40 MHz ( period = 4.845 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.632 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; 15.169 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                           ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.616 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                           ;                                                                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                                                                    ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 174.76 MHz ( period = 5.722 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.38 MHz ( period = 5.702 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.459 ns                ;
; N/A                                     ; 175.41 MHz ( period = 5.701 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.65 MHz ( period = 5.629 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.600 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 180.05 MHz ( period = 5.554 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.51 MHz ( period = 5.540 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.64 MHz ( period = 5.536 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.287 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                                                                       ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                                                    ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                            ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                            ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                               ; Sdram_Control_4Port:u7|Write                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                       ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                             ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                            ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                              ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                               ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                            ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                           ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                              ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                            ; Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                              ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                             ; Sdram_Control_4Port:u7|SA[11]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                              ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                              ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                              ; Sdram_Control_4Port:u7|SA[2]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                              ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                              ; Sdram_Control_4Port:u7|SA[3]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                              ; Sdram_Control_4Port:u7|SA[7]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                               ; Sdram_Control_4Port:u7|WE_N                                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                             ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                              ; Sdram_Control_4Port:u7|SA[8]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                              ; Sdram_Control_4Port:u7|SA[5]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                            ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[6]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[3]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                         ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[6]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                       ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                ; Sdram_Control_4Port:u7|DQM[0]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[7]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[8]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u7|Pre_RD                                                                                                                              ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u7|Pre_RD                                                                                                                              ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[1]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[0]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                               ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.556 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[7]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                               ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.562 ns                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                               ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.564 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|delayed_wrptr_g[8]                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.564 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|delayed_wrptr_g[9]                                                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[0]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                              ; Sdram_Control_4Port:u7|BA[0]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[3]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[6]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[7]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.692 ns                 ;
; 0.688 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.704 ns                 ;
; 0.689 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg7 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.735 ns                 ;
; 0.689 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg5 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.735 ns                 ;
; 0.692 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.738 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg4 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.742 ns                 ;
; 0.697 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|PRECHARGE                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 0.716 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.716 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0~porta_address_reg6 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.745 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg7 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.747 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[4]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.720 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_bwp|dffe6a[5]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.720 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.750 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.721 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg3 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.751 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg5 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.752 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                  ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                     ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.723 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg6 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.753 ns                 ;
; 0.708 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9~porta_address_reg4 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.754 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.727 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                       ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[4]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.729 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[7]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.738 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[7]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.742 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[7]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.742 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[2]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.729 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[8]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.745 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.758 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[2]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.758 ns                 ;
; 0.743 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[0]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.759 ns                 ;
; 0.743 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_brp|dffe6a[1]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.760 ns                 ;
; 0.747 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[13]                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.763 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|ST[2]                                                                                                                               ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.780 ns                 ;
; 0.768 ns                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                              ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                              ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:ws_brp|dffe6a[3]                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[11]                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[11]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                       ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                       ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                       ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                       ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[7]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[7]                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                          ; Sdram_Control_4Port:u7|command:command1|command_delay[7]                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[5]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[7]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                         ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                         ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[13]                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[13]                                                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                       ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                       ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                       ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_oe9:rs_bwp|dffe6a[5]                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                       ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                                                       ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                       ; To                                                                                                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -0.470 ns                               ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.260 ns                 ;
; -0.414 ns                               ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.316 ns                 ;
; -0.385 ns                               ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.345 ns                 ;
; -0.379 ns                               ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.351 ns                 ;
; -0.283 ns                               ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.447 ns                 ;
; -0.171 ns                               ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.559 ns                 ;
; -0.161 ns                               ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[12]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.569 ns                 ;
; -0.065 ns                               ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[14]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 1.665 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                              ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                   ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                             ; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                  ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                      ; Reset_Delay:u2|oRST_1                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                     ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                      ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                      ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.407 ns                                ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.727 ns                   ; 2.134 ns                 ;
; 0.516 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                   ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.521 ns                                ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                      ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[22]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.527 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Reset_Delay:u2|Cont[31]                                                                                                                    ; Reset_Delay:u2|Cont[31]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.534 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                               ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.549 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                           ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[6]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 2.286 ns                 ;
; 0.557 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.558 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.573 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6]                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6]                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.580 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 2.310 ns                 ;
; 0.609 ns                                ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                      ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.727 ns                   ; 2.336 ns                 ;
; 0.619 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[17]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.635 ns                 ;
; 0.657 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[18]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                   ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.671 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[15]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.685 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|altsyncram_3731:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.051 ns                   ; 0.728 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.708 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.722 ns                 ;
; 0.709 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.019 ns                   ; 0.728 ns                 ;
; 0.710 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[21]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.727 ns                 ;
; 0.710 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.724 ns                 ;
; 0.711 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.725 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.727 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.733 ns                 ;
; 0.727 ns                                ; Reset_Delay:u2|Cont[24]                                                                                                                    ; Reset_Delay:u2|oRST_1                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.744 ns                 ;
; 0.729 ns                                ; Reset_Delay:u2|Cont[24]                                                                                                                    ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.760 ns                 ;
; 0.779 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.788 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.792 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.724 ns                   ; 2.518 ns                 ;
; 0.794 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.724 ns                   ; 2.518 ns                 ;
; 0.794 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.724 ns                   ; 2.518 ns                 ;
; 0.794 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[23]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.724 ns                   ; 2.518 ns                 ;
; 0.795 ns                                ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[20]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.812 ns                 ;
; 0.795 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                     ; Reset_Delay:u2|Cont[1]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Reset_Delay:u2|Cont[16]                                                                                                                    ; Reset_Delay:u2|Cont[16]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                           ; I2C_CCD_Config:u8|mSetup_ST.0001                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff      ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                     ; Reset_Delay:u2|Cont[9]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                    ; Reset_Delay:u2|Cont[11]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; Reset_Delay:u2|Cont[17]                                                                                                                    ; Reset_Delay:u2|Cont[17]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                     ; Reset_Delay:u2|Cont[2]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[15]                                                                                                                    ; Reset_Delay:u2|Cont[15]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                    ; Reset_Delay:u2|Cont[13]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[14]                                                                                                                    ; Reset_Delay:u2|Cont[14]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                     ; Reset_Delay:u2|Cont[4]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[7]                                                                                                                     ; Reset_Delay:u2|Cont[7]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                    ; Reset_Delay:u2|Cont[18]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                    ; Reset_Delay:u2|Cont[20]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[25]                                                                                                                    ; Reset_Delay:u2|Cont[25]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[27]                                                                                                                    ; Reset_Delay:u2|Cont[27]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[23]                                                                                                                    ; Reset_Delay:u2|Cont[23]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[29]                                                                                                                    ; Reset_Delay:u2|Cont[29]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:u2|Cont[30]                                                                                                                    ; Reset_Delay:u2|Cont[30]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff      ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[2]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.727 ns                   ; 2.535 ns                 ;
; 0.808 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[0]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.727 ns                   ; 2.535 ns                 ;
; 0.808 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                   ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.727 ns                   ; 2.535 ns                 ;
; 0.808 ns                                ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                               ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[6]                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                       ; I2C_CCD_Config:u8|mI2C_DATA[8]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 1.730 ns                   ; 2.543 ns                 ;
; 0.813 ns                                ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                               ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.837 ns                 ;
; 0.824 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; I2C_CCD_Config:u8|mSetup_ST.0000                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                    ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.836 ns                                ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                      ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                      ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[16]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.855 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                         ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[3]                                                                                                                     ; Reset_Delay:u2|Cont[3]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[8]                                                                                                                     ; Reset_Delay:u2|Cont[8]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[10]                                                                                                                    ; Reset_Delay:u2|Cont[10]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[12]                                                                                                                    ; Reset_Delay:u2|Cont[12]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[19]                                                                                                                    ; Reset_Delay:u2|Cont[19]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[26]                                                                                                                    ; Reset_Delay:u2|Cont[26]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[28]                                                                                                                    ; Reset_Delay:u2|Cont[28]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[24]                                                                                                                    ; Reset_Delay:u2|Cont[24]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                       ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0010                                                                                                           ; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Reset_Delay:u2|Cont[5]                                                                                                                     ; Reset_Delay:u2|Cont[5]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Reset_Delay:u2|Cont[6]                                                                                                                     ; Reset_Delay:u2|Cont[6]                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Reset_Delay:u2|Cont[21]                                                                                                                    ; Reset_Delay:u2|Cont[21]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Reset_Delay:u2|Cont[22]                                                                                                                    ; Reset_Delay:u2|Cont[22]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[19]                                                                                                            ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; I2C_CCD_Config:u8|mI2C_DATA[9]                                                                                                             ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                            ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                             ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                        ;                                                                                                                                                                                      ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+-------------+------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                       ; To Clock  ;
+-------+--------------+------------+-------------+------------------------------------------+-----------+
; N/A   ; None         ; 6.475 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
; N/A   ; None         ; 6.449 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; N/A   ; None         ; 6.367 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; N/A   ; None         ; 6.136 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; N/A   ; None         ; 6.135 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; N/A   ; None         ; 6.037 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; N/A   ; None         ; 5.999 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A   ; None         ; 5.499 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A   ; None         ; 5.396 ns   ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A   ; None         ; 5.345 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; N/A   ; None         ; 4.457 ns   ; KEY[3]      ; CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A   ; None         ; 4.237 ns   ; GPIO_1[7]   ; rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A   ; None         ; 4.089 ns   ; GPIO_1[13]  ; rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A   ; None         ; 4.074 ns   ; GPIO_1[5]   ; rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.952 ns   ; GPIO_1[3]   ; rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A   ; None         ; 3.901 ns   ; KEY[1]      ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A   ; None         ; 3.836 ns   ; GPIO_1[12]  ; rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.830 ns   ; GPIO_1[6]   ; rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.821 ns   ; GPIO_1[10]  ; rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.818 ns   ; GPIO_1[1]   ; rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A   ; None         ; 3.739 ns   ; GPIO_1[21]  ; rCCD_LVAL                                ; GPIO_1[0] ;
; N/A   ; None         ; 3.650 ns   ; GPIO_1[22]  ; rCCD_FVAL                                ; GPIO_1[0] ;
; N/A   ; None         ; 3.538 ns   ; GPIO_1[11]  ; rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.538 ns   ; GPIO_1[9]   ; rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.533 ns   ; GPIO_1[4]   ; rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A   ; None         ; 3.412 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A   ; None         ; 3.287 ns   ; GPIO_1[8]   ; rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A   ; None         ; 2.886 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A   ; None         ; 2.617 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A   ; None         ; 2.614 ns   ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A   ; None         ; 1.243 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A   ; None         ; 1.172 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A   ; None         ; 1.101 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A   ; None         ; 1.030 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A   ; None         ; 0.959 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A   ; None         ; 0.888 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A   ; None         ; 0.817 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A   ; None         ; 0.718 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A   ; None         ; 0.718 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A   ; None         ; 0.718 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A   ; None         ; 0.718 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A   ; None         ; 0.718 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A   ; None         ; 0.718 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A   ; None         ; 0.657 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[11]          ; CLOCK_50  ;
; N/A   ; None         ; 0.571 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[2]           ; CLOCK_50  ;
; N/A   ; None         ; 0.481 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[4]           ; CLOCK_50  ;
; N/A   ; None         ; 0.431 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[7]           ; CLOCK_50  ;
; N/A   ; None         ; 0.314 ns   ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A   ; None         ; 0.138 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[6]           ; CLOCK_50  ;
; N/A   ; None         ; 0.018 ns   ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[8]           ; CLOCK_50  ;
; N/A   ; None         ; -0.012 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[10]          ; CLOCK_50  ;
; N/A   ; None         ; -0.099 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[0]           ; CLOCK_50  ;
; N/A   ; None         ; -0.100 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[1]           ; CLOCK_50  ;
; N/A   ; None         ; -0.473 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[5]           ; CLOCK_50  ;
+-------+--------------+------------+-------------+------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                              ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 12.909 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.813 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.706 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.697 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.684 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.676 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.610 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.588 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.580 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.494 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.472 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.467 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.464 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.462 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.460 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.371 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.366 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.364 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.334 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.255 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.250 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.248 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.235 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.225 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.214 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.139 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.131 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.129 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.109 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.101 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.073 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.071 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.024 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.023 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.013 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.011 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.989 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.981 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.959 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.942 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.938 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.919 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.892 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.887 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.885 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.870 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.868 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.848 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.846 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.842 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.840 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.838 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.821 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.799 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.791 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.781 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.772 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.767 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.765 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.756 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.739 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.739 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.734 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.733 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.726 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.726 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.717 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.716 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.709 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.697 ns  ; VGA_Controller:u1|V_Cont[4]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.694 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.686 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.660 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.650 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.643 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.631 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.629 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.626 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.624 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.624 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.622 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.601 ns  ; VGA_Controller:u1|V_Cont[3]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.582 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.578 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.577 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.575 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.556 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.548 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.540 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.530 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.530 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.527 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.517 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.512 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.510 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.508 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.500 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.500 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.495 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.493 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.485 ns  ; VGA_Controller:u1|V_Cont[2]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.477 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.472 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.470 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.447 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.399 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.397 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.389 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.387 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.363 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.350 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.340 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.339 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.334 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.332 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.291 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.286 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.285 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.284 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.275 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.268 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.258 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.245 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.244 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.243 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.235 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.222 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.214 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.164 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.122 ns  ; VGA_Controller:u1|V_Cont[1]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.107 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.102 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.100 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.097 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.059 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.053 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.049 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.044 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.005 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.002 ns  ; VGA_Controller:u1|V_Cont[7]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.000 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.998 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.988 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.971 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.948 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.943 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.903 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.901 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.895 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.864 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.861 ns  ; VGA_Controller:u1|V_Cont[6]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.859 ns  ; VGA_Controller:u1|V_Cont[10]                      ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.854 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.818 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; GPIO_1[24] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.816 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.812 ns  ; VGA_Controller:u1|V_Cont[0]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.810 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.802 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.789 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.773 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.772 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.770 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; GPIO_1[24] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.763 ns  ; VGA_Controller:u1|V_Cont[5]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.762 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_B[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.754 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.751 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.749 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.747 ns  ; VGA_Controller:u1|V_Cont[11]                      ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.739 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.738 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.730 ns  ; VGA_Controller:u1|V_Cont[8]                       ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.721 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.713 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.707 ns  ; VGA_Controller:u1|H_Cont[10]                      ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.688 ns  ; VGA_Controller:u1|H_Cont[9]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.674 ns  ; VGA_Controller:u1|H_Cont[6]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.672 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.664 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.660 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.659 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.653 ns  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; GPIO_1[24] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.653 ns  ; VGA_Controller:u1|H_Cont[5]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.642 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.640 ns  ; VGA_Controller:u1|H_Cont[9]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.634 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.626 ns  ; VGA_Controller:u1|H_Cont[6]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.611 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.611 ns  ; VGA_Controller:u1|H_Cont[8]                       ; VGA_R[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.610 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_G[1]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.598 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_G[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.597 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_G[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.585 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.580 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_R[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.574 ns  ; VGA_Controller:u1|H_Cont[7]                       ; VGA_G[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.572 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_R[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.569 ns  ; VGA_Controller:u1|H_Cont[11]                      ; VGA_B[3]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.563 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_B[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.563 ns  ; VGA_Controller:u1|H_Cont[8]                       ; VGA_R[2]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.523 ns  ; VGA_Controller:u1|H_Cont[4]                       ; VGA_B[0]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.521 ns  ; VGA_Controller:u1|V_Cont[9]                       ; VGA_B[3]   ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                   ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+-------------+------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                       ; To Clock  ;
+---------------+-------------+-----------+-------------+------------------------------------------+-----------+
; N/A           ; None        ; 1.655 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[10]          ; CLOCK_50  ;
; N/A           ; None        ; 1.265 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[4]           ; CLOCK_50  ;
; N/A           ; None        ; 0.703 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[5]           ; CLOCK_50  ;
; N/A           ; None        ; 0.639 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[0]           ; CLOCK_50  ;
; N/A           ; None        ; 0.330 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[1]           ; CLOCK_50  ;
; N/A           ; None        ; 0.303 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; 0.299 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; 0.299 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; 0.288 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; 0.287 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; 0.212 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[8]           ; CLOCK_50  ;
; N/A           ; None        ; 0.172 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A           ; None        ; 0.169 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; 0.169 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; 0.161 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; 0.159 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; 0.158 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; 0.155 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; 0.153 ns  ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; 0.092 ns  ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[6]           ; CLOCK_50  ;
; N/A           ; None        ; -0.201 ns ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[7]           ; CLOCK_50  ;
; N/A           ; None        ; -0.341 ns ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[2]           ; CLOCK_50  ;
; N/A           ; None        ; -0.427 ns ; SW[8]       ; I2C_CCD_Config:u8|mI2C_DATA[11]          ; CLOCK_50  ;
; N/A           ; None        ; -0.467 ns ; SW[0]       ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -2.384 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3 ; CLOCK_50  ;
; N/A           ; None        ; -2.387 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2 ; CLOCK_50  ;
; N/A           ; None        ; -2.656 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4 ; CLOCK_50  ;
; N/A           ; None        ; -3.057 ns ; GPIO_1[8]   ; rCCD_DATA[5]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.182 ns ; GPIO_1[23]  ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1 ; CLOCK_50  ;
; N/A           ; None        ; -3.303 ns ; GPIO_1[4]   ; rCCD_DATA[9]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.308 ns ; GPIO_1[11]  ; rCCD_DATA[2]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.308 ns ; GPIO_1[9]   ; rCCD_DATA[4]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.420 ns ; GPIO_1[22]  ; rCCD_FVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -3.509 ns ; GPIO_1[21]  ; rCCD_LVAL                                ; GPIO_1[0] ;
; N/A           ; None        ; -3.588 ns ; GPIO_1[1]   ; rCCD_DATA[11]                            ; GPIO_1[0] ;
; N/A           ; None        ; -3.591 ns ; GPIO_1[10]  ; rCCD_DATA[3]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.600 ns ; GPIO_1[6]   ; rCCD_DATA[7]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.606 ns ; GPIO_1[12]  ; rCCD_DATA[1]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.671 ns ; KEY[1]      ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50  ;
; N/A           ; None        ; -3.722 ns ; GPIO_1[3]   ; rCCD_DATA[10]                            ; GPIO_1[0] ;
; N/A           ; None        ; -3.844 ns ; GPIO_1[5]   ; rCCD_DATA[8]                             ; GPIO_1[0] ;
; N/A           ; None        ; -3.859 ns ; GPIO_1[13]  ; rCCD_DATA[0]                             ; GPIO_1[0] ;
; N/A           ; None        ; -4.007 ns ; GPIO_1[7]   ; rCCD_DATA[6]                             ; GPIO_1[0] ;
; N/A           ; None        ; -4.227 ns ; KEY[3]      ; CCD_Capture:u3|mSTART                    ; GPIO_1[0] ;
; N/A           ; None        ; -5.115 ns ; DRAM_DQ[11] ; Sdram_Control_4Port:u7|mDATAOUT[11]      ; CLOCK_50  ;
; N/A           ; None        ; -5.166 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50  ;
; N/A           ; None        ; -5.269 ns ; KEY[1]      ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50  ;
; N/A           ; None        ; -5.769 ns ; DRAM_DQ[8]  ; Sdram_Control_4Port:u7|mDATAOUT[8]       ; CLOCK_50  ;
; N/A           ; None        ; -5.807 ns ; DRAM_DQ[9]  ; Sdram_Control_4Port:u7|mDATAOUT[9]       ; CLOCK_50  ;
; N/A           ; None        ; -5.905 ns ; DRAM_DQ[13] ; Sdram_Control_4Port:u7|mDATAOUT[13]      ; CLOCK_50  ;
; N/A           ; None        ; -5.906 ns ; DRAM_DQ[14] ; Sdram_Control_4Port:u7|mDATAOUT[14]      ; CLOCK_50  ;
; N/A           ; None        ; -6.137 ns ; DRAM_DQ[12] ; Sdram_Control_4Port:u7|mDATAOUT[12]      ; CLOCK_50  ;
; N/A           ; None        ; -6.219 ns ; DRAM_DQ[7]  ; Sdram_Control_4Port:u7|mDATAOUT[7]       ; CLOCK_50  ;
; N/A           ; None        ; -6.245 ns ; DRAM_DQ[6]  ; Sdram_Control_4Port:u7|mDATAOUT[6]       ; CLOCK_50  ;
+---------------+-------------+-----------+-------------+------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Sat Apr 13 11:05:20 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "GPIO_1[0]" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u8|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "rClk[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -1.754 ns for clock "sdram_pll:u6|altpll:altpll_component|_clk0" between source register "Reset_Delay:u2|oRST_0" and destination register "Sdram_Control_4Port:u7|RD_MASK[0]"
    Info: + Largest register to register requirement is 1.244 ns
        Info: + Setup relationship between source and destination is 1.813 ns
            Info: + Latch edge is 1.813 ns
                Info: Clock period of Destination clock "sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.355 ns
            Info: + Shortest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.314 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.314 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|RD_MASK[0]'
                Info: Total cell delay = 0.537 ns ( 23.21 % )
                Info: Total interconnect delay = 1.777 ns ( 76.79 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.669 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.925 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 11; REG Node = 'Reset_Delay:u2|oRST_0'
                Info: Total cell delay = 1.526 ns ( 57.17 % )
                Info: Total interconnect delay = 1.143 ns ( 42.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 11; REG Node = 'Reset_Delay:u2|oRST_0'
        Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X24_Y14_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mRD~157'
        Info: 3: + IC(0.239 ns) + CELL(0.149 ns) = 0.843 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mRD~158'
        Info: 4: + IC(0.658 ns) + CELL(0.150 ns) = 1.651 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7|mRD~160'
        Info: 5: + IC(0.292 ns) + CELL(0.149 ns) = 2.092 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7|mRD~161'
        Info: 6: + IC(0.246 ns) + CELL(0.660 ns) = 2.998 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|RD_MASK[0]'
        Info: Total cell delay = 1.258 ns ( 41.96 % )
        Info: Total interconnect delay = 1.740 ns ( 58.04 % )
Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0' along 81 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "sdram_pll:u6|altpll:altpll_component|_clk1"
Info: Slack time is 5.468 ns for clock "CLOCK_50" between source register "VGA_Controller:u1|oRequest" and destination register "Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]"
    Info: Fmax is 110.33 MHz (period= 9.064 ns)
    Info: + Largest register to register requirement is 9.778 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.008 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 4.198 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk[0]'
                Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.913 ns) + CELL(0.537 ns) = 4.198 ns; Loc. = LCFF_X16_Y11_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 2.313 ns ( 55.10 % )
                Info: Total interconnect delay = 1.885 ns ( 44.90 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 4.206 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk[0]'
                Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.921 ns) + CELL(0.537 ns) = 4.206 ns; Loc. = LCFF_X20_Y24_N17; Fanout = 4; REG Node = 'VGA_Controller:u1|oRequest'
                Info: Total cell delay = 2.313 ns ( 54.99 % )
                Info: Total interconnect delay = 1.893 ns ( 45.01 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y24_N17; Fanout = 4; REG Node = 'VGA_Controller:u1|oRequest'
        Info: 2: + IC(1.684 ns) + CELL(0.275 ns) = 1.959 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 13; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena'
        Info: 3: + IC(0.716 ns) + CELL(0.414 ns) = 3.089 ns; Loc. = LCCOMB_X16_Y11_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.160 ns; Loc. = LCCOMB_X16_Y11_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.231 ns; Loc. = LCCOMB_X16_Y11_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 3.390 ns; Loc. = LCCOMB_X16_Y11_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.461 ns; Loc. = LCCOMB_X16_Y11_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.532 ns; Loc. = LCCOMB_X16_Y11_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.603 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.674 ns; Loc. = LCCOMB_X16_Y11_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.745 ns; Loc. = LCCOMB_X16_Y11_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.816 ns; Loc. = LCCOMB_X16_Y11_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.226 ns; Loc. = LCCOMB_X16_Y11_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 4.310 ns; Loc. = LCFF_X16_Y11_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
        Info: Total cell delay = 1.910 ns ( 44.32 % )
        Info: Total interconnect delay = 2.400 ns ( 55.68 % )
Info: Clock "GPIO_1[0]" has Internal fmax of 163.32 MHz between source register "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]" and destination register "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]" (period= 6.123 ns)
    Info: + Longest register to register delay is 5.909 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]'
        Info: 2: + IC(0.815 ns) + CELL(0.438 ns) = 1.253 ns; Loc. = LCCOMB_X31_Y24_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62'
        Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 1.931 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64'
        Info: 4: + IC(0.683 ns) + CELL(0.420 ns) = 3.034 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq'
        Info: 5: + IC(0.764 ns) + CELL(0.414 ns) = 4.212 ns; Loc. = LCCOMB_X31_Y23_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.283 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.354 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.425 ns; Loc. = LCCOMB_X31_Y23_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 4.584 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.655 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.726 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.797 ns; Loc. = LCCOMB_X31_Y23_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.868 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.278 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8'
        Info: 15: + IC(0.265 ns) + CELL(0.366 ns) = 5.909 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]'
        Info: Total cell delay = 3.114 ns ( 52.70 % )
        Info: Total interconnect delay = 2.795 ns ( 47.30 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "GPIO_1[0]" to destination register is 3.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X31_Y27_N0; Fanout = 603; COMB Node = 'GPIO_1[0]~19'
            Info: 3: + IC(2.046 ns) + CELL(0.537 ns) = 3.403 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]'
            Info: Total cell delay = 1.357 ns ( 39.88 % )
            Info: Total interconnect delay = 2.046 ns ( 60.12 % )
        Info: - Longest clock path from clock "GPIO_1[0]" to source register is 3.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X31_Y27_N0; Fanout = 603; COMB Node = 'GPIO_1[0]~19'
            Info: 3: + IC(2.046 ns) + CELL(0.537 ns) = 3.403 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]'
            Info: Total cell delay = 1.357 ns ( 39.88 % )
            Info: Total interconnect delay = 2.046 ns ( 60.12 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "sdram_pll:u6|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u7|command:command1|do_rw" and destination register "Sdram_Control_4Port:u7|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|command:command1|do_rw~49'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.187 ns
                Info: Clock period of Destination clock "sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.187 ns
                Info: Clock period of Source clock "sdram_pll:u6|altpll:altpll_component|_clk0" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.307 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.307 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 23.28 % )
                Info: Total interconnect delay = 1.770 ns ( 76.72 % )
            Info: - Shortest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to source register is 2.307 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.307 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.537 ns ( 23.28 % )
                Info: Total interconnect delay = 1.770 ns ( 76.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -470 ps for clock "CLOCK_50" between source register "I2C_CCD_Config:u8|senosr_exposure[13]" and destination register "I2C_CCD_Config:u8|mI2C_DATA[13]"
    Info: + Shortest register to register delay is 1.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 5; REG Node = 'I2C_CCD_Config:u8|senosr_exposure[13]'
        Info: 2: + IC(1.026 ns) + CELL(0.150 ns) = 1.176 ns; Loc. = LCCOMB_X32_Y12_N6; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|Mux10~79'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.260 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[13]'
        Info: Total cell delay = 0.234 ns ( 18.57 % )
        Info: Total interconnect delay = 1.026 ns ( 81.43 % )
    Info: - Smallest register to register requirement is 1.730 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.714 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 4.377 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(0.809 ns) + CELL(0.000 ns) = 2.916 ns; Loc. = CLKCTRL_G1; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(0.924 ns) + CELL(0.537 ns) = 4.377 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[13]'
                Info: Total cell delay = 2.313 ns ( 52.84 % )
                Info: Total interconnect delay = 2.064 ns ( 47.16 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 5; REG Node = 'I2C_CCD_Config:u8|senosr_exposure[13]'
                Info: Total cell delay = 1.526 ns ( 57.30 % )
                Info: Total interconnect delay = 1.137 ns ( 42.70 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 8 path(s). See Report window for details.
Info: tsu for register "Sdram_Control_4Port:u7|mDATAOUT[6]" (data pin = "DRAM_DQ[6]", clock pin = "CLOCK_50") is 6.475 ns
    Info: + Longest pin to register delay is 6.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'DRAM_DQ[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y4_N2; Fanout = 1; COMB Node = 'DRAM_DQ[6]~9'
        Info: 3: + IC(5.534 ns) + CELL(0.149 ns) = 6.545 ns; Loc. = LCCOMB_X16_Y12_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mDATAOUT[6]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.629 ns; Loc. = LCFF_X16_Y12_N29; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[6]'
        Info: Total cell delay = 1.095 ns ( 16.52 % )
        Info: Total interconnect delay = 5.534 ns ( 83.48 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "sdram_pll:u6|altpll:altpll_component|_clk0" is -2.187 ns
    Info: - Shortest clock path from clock "sdram_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.305 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.915 ns) + CELL(0.537 ns) = 2.305 ns; Loc. = LCFF_X16_Y12_N29; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[6]'
        Info: Total cell delay = 0.537 ns ( 23.30 % )
        Info: Total interconnect delay = 1.768 ns ( 76.70 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_R[1]" through register "VGA_Controller:u1|V_Cont[4]" is 12.909 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 4.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk[0]'
        Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk[0]~clkctrl'
        Info: 4: + IC(0.924 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X22_Y25_N11; Fanout = 4; REG Node = 'VGA_Controller:u1|V_Cont[4]'
        Info: Total cell delay = 2.313 ns ( 54.95 % )
        Info: Total interconnect delay = 1.896 ns ( 45.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N11; Fanout = 4; REG Node = 'VGA_Controller:u1|V_Cont[4]'
        Info: 2: + IC(0.513 ns) + CELL(0.376 ns) = 0.889 ns; Loc. = LCCOMB_X21_Y25_N0; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan5~207'
        Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.561 ns; Loc. = LCCOMB_X21_Y25_N6; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan5~208'
        Info: 4: + IC(0.270 ns) + CELL(0.410 ns) = 2.241 ns; Loc. = LCCOMB_X21_Y25_N2; Fanout = 1; COMB Node = 'VGA_Controller:u1|LessThan4~186'
        Info: 5: + IC(0.255 ns) + CELL(0.371 ns) = 2.867 ns; Loc. = LCCOMB_X21_Y25_N24; Fanout = 13; COMB Node = 'VGA_Controller:u1|always0~212'
        Info: 6: + IC(1.317 ns) + CELL(0.393 ns) = 4.577 ns; Loc. = LCCOMB_X16_Y23_N4; Fanout = 1; COMB Node = 'VGA_Controller:u1|oVGA_R[7]~215'
        Info: 7: + IC(1.105 ns) + CELL(2.768 ns) = 8.450 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R[1]'
        Info: Total cell delay = 4.738 ns ( 56.07 % )
        Info: Total interconnect delay = 3.712 ns ( 43.93 % )
Info: th for register "I2C_CCD_Config:u8|mI2C_DATA[10]" (data pin = "SW[8]", clock pin = "CLOCK_50") is 1.655 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 4.374 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
        Info: 3: + IC(0.809 ns) + CELL(0.000 ns) = 2.916 ns; Loc. = CLKCTRL_G1; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(0.921 ns) + CELL(0.537 ns) = 4.374 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[10]'
        Info: Total cell delay = 2.313 ns ( 52.88 % )
        Info: Total interconnect delay = 2.061 ns ( 47.12 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.985 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 11; PIN Node = 'SW[8]'
        Info: 2: + IC(1.762 ns) + CELL(0.150 ns) = 2.901 ns; Loc. = LCCOMB_X32_Y11_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|Mux13~78'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.985 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[10]'
        Info: Total cell delay = 1.223 ns ( 40.97 % )
        Info: Total interconnect delay = 1.762 ns ( 59.03 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Allocated 125 megabytes of memory during processing
    Info: Processing ended: Sat Apr 13 11:05:33 2013
    Info: Elapsed time: 00:00:13


