 ```verilog
always @(posedge clk) begin
    outv = vec;
end

assign o0 = vec[0];
assign o1 = vec[1];
assign o2 = vec[2];

endmodule
```