[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADC128S102-CIMTX/NOPB production of TEXAS INSTRUMENTS from the text:SAR\nADC\nCONTROLLERVA VD\nIN7\nIN6\nIN5\nIN4\nIN3\nIN2\nIN1\nIN0\nAGND DGND4-wire SPIVIN7\nVIN3\nVIN0MCUVA is used as the Reference\nfor the ADCVD can be set independently\nof VA “Digital” Supply Rail “Analog” Supply Rail\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nADC128S102 8-Channel, 500-ksps to1-Msps, 12-Bit A/DConverter\n1Features 3Description\nThe ADC128S102 isalow-power, eight-channel\n1•Eight Input Channels\nCMOS 12-bit analog-to-digital converter specified for•Variable Power Managementconversion throughput rates of500ksps to1MSPS.\n•Independent Analog andDigital Supplies The converter isbased on asuccessive-\napproximation register architecture with aninternal •SPI/QSPI ™/MICROWIRE ™/DSP Compatible\ntrack-and-hold circuit. Itcanbeconfigured toaccept•Packaged in16-Lead TSSOPuptoeight input signals atinputs IN0through IN7.•KeySpecifications\nThe output serial data isstraight binary and is–Conversion Rate 500ksps to1MSPScompatible with several standards, such asSPI,\n–DNL (VA=VD=5.0V)+1.5 /−0.9 QSPI, MICROWIRE, and many common DSP serial\ninterfaces. –LSB (maximum) INL(VA=VD=5.0V)±1.2\nLSB (maximum)TheADC128S102 may beoperated with independent\n–Power Consumption analog and digital supplies. The analog supply (VA)\ncan range from +2.7 Vto+5.25 V,and thedigital–3VSupply 2.3mW (typical)supply (VD)can range from +2.7 VtoVA.Normal–5VSupply 10.7 mW (typical)power consumption using a+3-V or+5-V supply is\n2.3mW and10.7 mW, respectively. Thepower-down2Applications feature reduces thepower consumption to0.06 µW\nusing a+3-V supply and 0.25 µWusing a+5-V •Automotive Navigation\nsupply.•Portable Systems\nThe ADC128S102 ispackaged ina16-lead TSSOP•Medical Instrumentspackage. Operation over the extended industrial•Mobile Communicationstemperature range of−40°Cto+105 °Cisensured.\n•Instrumentation andControl Systems\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADC128S102 TSSOP (16) 5.00 mmx4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n1\nAnIMPORTANT NOTICE attheendofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\nTable ofContents\n7.4 Device Functional Modes ........................................ 16 1Features .................................................................. 1\n7.5 Programming ........................................................... 16 2Applications ........................................................... 1\n8Application andImplementation ........................ 18 3Description ............................................................. 1\n8.1 Application Information ............................................ 184Revision History ..................................................... 2\n8.2 Typical Application ................................................. 185PinConfiguration andFunctions ......................... 3\n9Power Supply Recommendations ...................... 206Specifications ......................................................... 4\n9.1 Power Supply Sequence ......................................... 206.1 Absolute Maximum Ratings ..................................... 4\n9.2 Power Supply Noise Considerations ....................... 206.2 ESD Ratings .............................................................. 4\n10Layout ................................................................... 206.3 Recommended Operating Conditions ....................... 4\n10.1 Layout Guidelines ................................................. 206.4 Thermal Information .................................................. 5\n10.2 Layout Example .................................................... 216.5 Electrical Characteristics ........................................... 5\n11Device andDocumentation Support ................. 22 6.6 Timing Specifications ............................................... 7\n11.1 Device Support ...................................................... 22 6.7 Typical Characteristics .............................................. 9\n11.2 Trademarks ........................................................... 237Detailed Description ............................................ 14\n11.3 Electrostatic Discharge Caution ............................ 237.1 Overview ................................................................. 14\n11.4 Glossary ................................................................ 237.2 Functional Block Diagram ....................................... 14\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 14\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(May 2013) toRevision G Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision D(March 2013) toRevision E Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 20\n2 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\n1\n2\n3\n4\n5\n6\n7\n8 910111213141516 CS SCLK\nVADOUT\nAGND DIN\nIN0 VD\nIN1 DGND\nIN2 IN7\nIN3 IN6\nIN4 IN5ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\n5PinConfiguration andFunctions\nPWPackage\n16-Pin TSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNO. NAME\n3 AGND Supply Theground return fortheanalog supply andsignals.\nChip select. Onthefalling edge ofCS,aconversion process begins. Conversions continue aslong1 CS INasCSisheld low.\n12 DGND Supply Theground return forthedigital supply andsignals.\nDigital data input. TheADC128S102\'s Control Register isloaded through thispinonrising edges of14 DIN INtheSCLK pin.\nDigital data output. Theoutput samples areclocked outofthispinonthefalling edges oftheSCLK15 DOUT OUTpin.\n4-11 IN0toIN7 IN Analog inputs. These signals canrange from 0VtoVREF.\nDigital clock input. Theensured performance range offrequencies forthisinput is8MHz to16MHz.16 SCLK INThis clock directly controls theconversion andreadout processes.\nPositive analog supply pin.This voltage isalso used asthereference voltage. This pinshould be\n2 VA Supply connected toaquiet +2.7-V to+5.25-V source andbypassed toGND with 1-µFand0.1-µF\nmonolithic ceramic capacitors located within 1cmofthepower pin.\nPositive digital supply pin.This pinshould beconnected toa+2.7 VtoVAsupply, andbypassed to13 VD SupplyGND with a0.1-µFmonolithic ceramic capacitor located within 1cmofthepower pin.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: ADC128S102\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nSee(1)(2).\nMIN MAX UNIT\nAnalog Supply Voltage VA −0.3 6.5 V\nDigital Supply Voltage VD −0.3 VA+0.3,max 6.5 V\nVoltage onAnyPintoGND −0.3 VA+0.3 V\nInput Current atAnyPin(3)–10 10 mA\nPackage Input Current(3)–20 20 mA\nPower Dissipation atTA=25°C See(4)\nJunction Temperature 150 °C\nStorage temperature, Tstg −65 150 °C\nForsoldering specifications: seeproduct folder atwww.ti.com andSNOA549\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTISales Office/ Distributors foravailability andspecifications.\n(3) When theinput voltage atanypinexceeds thepower supplies (that is,VIN<AGND orVIN>VAorVD),thecurrent atthatpinshould be\nlimited to10mA. The20mAmaximum package input current rating limits thenumber ofpins thatcansafely exceed thepower supplies\nwith aninput current of10mAtotwo.\n(4) Theabsolute maximum junction temperature (TJmax) forthisdevice is150°C.Themaximum allowable power dissipation isdictated by\nTJmax, thejunction-to-ambient thermal resistance (θJA),andtheambient temperature (TA),andcanbecalculated using theformula\nPDMAX =(TJmax−TA)/θJA.Inthe16-pin TSSOP, θJAis96°C/W, soPDMAX =1,200 mW at25°Cand625mW atthemaximum\noperating ambient temperature of105°C.Note thatthepower consumption ofthisdevice under normal operation isamaximum of12\nmW. Thevalues formaximum power dissipation listed above willbereached only when theADC128S102 isoperated inasevere fault\ncondition (e.g. when input oroutput pins aredriven beyond thepower supply voltages, orthepower supply polarity isreversed).\nObviously, such conditions should always beavoided.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV(ESD) Electrostatic discharge V\nMachine model (MM) ±250\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nOperating Temperature, TA –40 105 °C\nVASupply Voltage 2.7 5.25 V\nVDSupply Voltage 2.7 VA V\nDigital Input Voltage 0 VA V\nAnalog Input Voltage 0 VA V\nClock Frequency 8 16 MHz\n(1) Allvoltages aremeasured with respect toGND =0V,unless otherwise specified.\n4 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\n6.4 Thermal Information\nADC128S102\nTHERMAL METRIC(1)PW UNIT\n16PINS\nRθJA Junction-to-ambient thermal resistance 110\nRθJC(top) Junction-to-case (top) thermal resistance 42\nRθJB Junction-to-board thermal resistance 56 °C/W\nψJT Junction-to-top characterization parameter 5\nψJB Junction-to-board characterization parameter 55\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n6.5 Electrical Characteristics\nThefollowing specifications apply forTA=25°C,AGND =DGND =0V,fSCLK=8MHz to16MHz, fSAMPLE =500ksps to1\nMSPS, CL=50pF, unless otherwise noted. MIN andMAX limits apply forTA=TMINtoTMAX.(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX(2)UNIT\nSTATIC CONVERTER CHARACTERISTICS\nResolution with NoMissing12 BitsCodes\nVA=VD=+3.0V –1 ±0.4 1 LSB Integral Non-Linearity (End PointINLMethod) VA=VD=+5.0V –1.2 ±0.5 1.2 LSB\n+0.4 0.9 LSB\nVA=VD=+3.0V\n−0.7 −0.2 LSB\nDNL Differential Non-Linearity\n+0.7 1.5 LSB\nVA=VD=+5.0V\n−0.9 −0.4 LSB\nVA=VD=+3.0V –2.3 +0.8 2.3 LSB\nVOFF Offset Error\nVA=VD=+5.0V –2.3 +1.1 2.3 LSB\nVA=VD=+3.0V –1.5 ±0.1 1.5 LSB\nOEM Offset Error Match\nVA=VD=+5.0V –1.5 ±0.3 1.5 LSB\nVA=VD=+3.0V –2.0 +0.8 2.0 LSB\nFSE FullScale Error\nVA=VD=+5.0V –2.0 +0.3 2.0 LSB\nVA=VD=+3.0V –1.5 ±0.1 1.5 LSB\nFSEM FullScale Error Match\nVA=VD=+5.0V –1.5 ±0.3 1.5 LSB\nDYNAMIC CONVERTER CHARACTERISTICS\nVA=VD=+3.0V 8 MHz\nFPBW FullPower Bandwidth (−3dB)\nVA=VD=+5.0V 11 MHz\nVA=VD=+3.0V,70 73 dBfIN=40.2 kHz,−0.02 dBFS Signal-to-Noise Plus DistortionSINADRatio VA=VD=+5.0V,70 73 dBfIN=40.2 kHz,−0.02 dBFS\nVA=VD=+3.0V,70.8 73 dBfIN=40.2 kHz,−0.02 dBFS\nSNR Signal-to-Noise Ratio\nVA=VD=+5.0V,70.8 73 dBfIN=40.2 kHz,−0.02 dBFS\nVA=VD=+3.0V,−88 −74 dBfIN=40.2 kHz,−0.02 dBFS\nTHD Total Harmonic Distortion\nVA=VD=+5.0V,−90 −74 dBfIN=40.2 kHz,−0.02 dBFS\n(1) Data sheet min/max specification limits areensured bydesign, test, orstatistical analysis.\n(2) Tested limits arespecified toTI\'sAOQL (Average Outgoing Quality Level).\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: ADC128S102\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\nElectrical Characteristics (continued)\nThefollowing specifications apply forTA=25°C,AGND =DGND =0V,fSCLK=8MHz to16MHz, fSAMPLE =500ksps to1\nMSPS, CL=50pF, unless otherwise noted. MIN andMAX limits apply forTA=TMINtoTMAX.(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX(2)UNIT\nVA=VD=+3.0V,75 91 dBfIN=40.2 kHz,−0.02 dBFS\nSFDR Spurious-Free Dynamic Range\nVA=VD=+5.0V,75 92 dBfIN=40.2 kHz,−0.02 dBFS\nVA=VD=+3.0V,11.3 11.8 BitsfIN=40.2 kHz\nENOB Effective Number ofBits\nVA=VD=+5.0V,11.3 11.8 BitsfIN=40.2 kHz,−0.02 dBFS\nVA=VD=+3.0V,82 dBfIN=20kHz\nISO Channel-to-Channel Isolation\nVA=VD=+5.0V,84 dBfIN=20kHz,−0.02 dBFS\nVA=VD=+3.0V,−89 dBfa=19.5 kHz, fb=20.5 kHz Intermodulation Distortion,\nSecond Order Terms VA=VD=+5.0V,−91 dBfa=19.5 kHz, fb=20.5 kHz\nIMD\nVA=VD=+3.0V,−88 dBfa=19.5 kHz, fb=20.5 kHz Intermodulation Distortion, Third\nOrder Terms VA=VD=+5.0V,−88 dBfa=19.5 kHz, fb=20.5 kHz\nANALOG INPUT CHARACTERISTICS\nVIN Input Range 0toVA V\nIDCL DCLeakage Current –1 1 µA\nTrack Mode 33 pF\nCINA Input Capacitance\nHold Mode 3 pF\nDIGITAL INPUT CHARACTERISTICS\nVA=VD=+2.7V to+3.6V 2.1 V\nVIH Input High Voltage\nVA=VD=+4.75V to+5.25V 2.4 V\nVIL Input Low Voltage VA=VD=+2.7V to+5.25V 0.8 V\nIIN Input Current VIN=0VorVD –1 ±0.01 1 µA\nCIND Digital Input Capacitance 2 4 pF\nDIGITAL OUTPUT CHARACTERISTICS\nISOURCE =200µA,VOH Output High Voltage VD−0.5 VVA=VD=+2.7V to+5.25V\nISINK=200µAto1.0mA,VOL Output Low Voltage 0.4 VVA=VD=+2.7V to+5.25V\nHi-Impedance Output LeakageIOZH,IOZL VA=VD=+2.7V to+5.25V –1 1 µACurrent\nHi-Impedance OutputCOUT 2 4 pFCapacitance(1)\nOutput Coding Straight (Natural) Binary\nPOWER SUPPLY CHARACTERISTICS (CL=10pF)\nAnalog andDigital SupplyVA,VD VA≥VD 2.7 5.25 VVoltages\n6 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nElectrical Characteristics (continued)\nThefollowing specifications apply forTA=25°C,AGND =DGND =0V,fSCLK=8MHz to16MHz, fSAMPLE =500ksps to1\nMSPS, CL=50pF, unless otherwise noted. MIN andMAX limits apply forTA=TMINtoTMAX.(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX(2)UNIT\nVA=VD=+2.7V to+3.6V,0.76 1.5 mAfSAMPLE =1MSPS, fIN=40kHz Total Supply Current\nNormal Mode (CSlow) VA=VD=+4.75V to+5.25V,2.13 3.1 mAfSAMPLE =1MSPS, fIN=40kHz\nIA+IDVA=VD=+2.7V to+3.6V,20 nAfSCLK =0ksps Total Supply Current\nShutdown Mode (CShigh) VA=VD=+4.75V to+5.25V,50 nAfSCLK =0ksps\nVA=VD=+3.0V2.3 4.5 mWfSAMPLE =1MSPS, fIN=40kHz Power Consumption\nNormal Mode (CSlow) VA=VD=+5.0V10.7 15.5 mWfSAMPLE =1MSPS, fIN=40kHz\nPCVA=VD=+3.0V0.06 µWfSCLK =0ksps Power Consumption\nShutdown Mode (CShigh) VA=VD=+5.0V0.25 µWfSCLK =0ksps\nACELECTRICAL CHARACTERISTICS\nfSCLKMIN Minimum Clock Frequency VA=VD=+2.7V to+5.25V 8 0.8 MHz\nfSCLK Maximum Clock Frequency VA=VD=+2.7V to+5.25V 16 MHz\n500 50 ksps Sample RatefS VA=VD=+2.7V to+5.25VContinuous Mode 1 MSPS\ntCONVERT Conversion (Hold) Time VA=VD=+2.7V to+5.25V 13SCLK cycles\n40% 30\nDC SCLK Duty Cycle VA=VD=+2.7V to+5.25V\n70 60%\ntACQ Acquisition (Track) Time VA=VD=+2.7V to+5.25V 3SCLK cycles\nAcquisition Time +Conversion TimeThroughput Time 16SCLK cyclesVA=VD=+2.7V to+5.25V\ntAD Aperture Delay VA=VD=+2.7V to+5.25V 4 ns\n6.6 Timing Specifications\nThefollowing specifications apply forTA=25°C,VA=VD=+2.7V to+5.25V, AGND =DGND =0V,fSCLK=8MHz to16MHz,\nfSAMPLE =500ksps to1MSPS, andCL=50pF. MIN andMAX apply forTA=TMINtoTMAX.\nPARAMETER TEST CONDITIONS MIN TYP MAX(1)UNIT\ntCSH CSHold Time after SCLK Rising Edge 10 0 ns\ntCSS CSSetup Time prior toSCLK Rising Edge 10 4.5 ns\ntEN CSFalling Edge toDOUT enabled 5 30 ns\ntDACC DOUT Access Time after SCLK Falling Edge 17 27 ns\ntDHLD DOUT Hold Time after SCLK Falling Edge 4 ns\ntDS DINSetup Time prior toSCLK Rising Edge 10 3 ns\ntDH DINHold Time after SCLK Rising Edge 10 3 ns\n0.4xtCH SCLK High Time nstSCLK\n0.4xtCL SCLK Low Time nstSCLK\nDOUT falling 2.4 20 ns\ntDIS CSRising Edge toDOUT High-Impedance\nDOUT rising 0.9 20 ns\n(1) Tested limits arespecified toTI\'sAOQL (Average Outgoing Quality Level).\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: ADC128S102\ntCSHSCLK\nCStCSS\nCS\ntCONVERT tACQ\ntCH\ntCL tDACC tEN\ntDH\ntDSFOUR ZEROS DB10\nDONTC DONTC ADD2 ADD1 ADD0 DONTC DONTC DONTCDB11 DB9 DB8 DB116 87654321\nDB0\nDINDOUTSCLKCS\ntDIS tDHLD\n8 9 10 11 12 13 14 15 16Track HoldPower Up\nADD2 ADD1 ADD0\nDB11 DB10 DB9DB8DB7DB6DB5DB4DB3DB2DIN\nDOUTSCLKCS\nControl register1 2 3 4 5 6 7 1 2 3 4 5 6 7\nADD2 ADD1 ADD08\nDB11 DB10 DB9Power\nDownPower Up\nTrack Hold\nFOUR ZEROS FOUR ZEROS DB1DB0\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\nFigure 1.ADC128S102 Operational Timing Diagram\nFigure 2.ADC128S102 Serial Timing Diagram\nFigure 3.SCLK andCSTiming Parameters\n8 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\n6.7 Typical Characteristics\nTA=+25°C,fSAMPLE =1MSPS, fSCLK=16MHz, fIN=40.2 kHzunless otherwise stated.\nFigure 4.DNL Figure 5.DNL\nFigure 6.INL Figure 7.INL\nFigure 8.DNL vs.Supply Figure 9.INLvs.Supply\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: ADC128S102\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=+25°C,fSAMPLE =1MSPS, fSCLK=16MHz, fIN=40.2 kHzunless otherwise stated.\nFigure 10.SNR vs.Supply Figure 11.THD vs.Supply\nFigure 12.ENOB vs.Supply Figure 13.DNL vs.VDwith VA=5.0V\nFigure 14.INLvs.VDwith VA=5.0V Figure 15.DNL vs.SCLK Duty Cycle\n10 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=+25°C,fSAMPLE =1MSPS, fSCLK=16MHz, fIN=40.2 kHzunless otherwise stated.\nFigure 16.INLvs.SCLK Duty Cycle Figure 17.SNR vs.SCLK Duty Cycle\nFigure 18.THD vs.SCLK Duty Cycle Figure 19.ENOB vs.SCLK Duty Cycle\nFigure 20.DNL vs.SCLK Figure 21.INLvs.SCLK\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: ADC128S102\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\nTypical Characteristics (continued)\nTA=+25°C,fSAMPLE =1MSPS, fSCLK=16MHz, fIN=40.2 kHzunless otherwise stated.\nFigure 22.SNR vs.SCLK Figure 23.THD vs.SCLK\nFigure 24.ENOB vs.SCLK Figure 25.DNL vs.Temperature\nFigure 26.INLvs.Temperature Figure 27.SNR vs.Temperature\n12 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nTypical Characteristics (continued)\nTA=+25°C,fSAMPLE =1MSPS, fSCLK=16MHz, fIN=40.2 kHzunless otherwise stated.\nFigure 28.THD vs.Temperature Figure 29.ENOB vs.Temperature\nFigure 30.SNR vs.Input Frequency Figure 31.THD vs.Input Frequency\nFigure 32.ENOB vs.Input Frequency Figure 33.Power Consumption vs.SCLK\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: ADC128S102\nIN0\nMUX\nAGNDSAMPLING\nCAPACITOR\nSW1\n-+CONTRO\nLLOGI\nCCHARGE\nREDISTRIBUTION\nDAC\nVA/2SW2IN7\nIN0\nIN7MUX T/H\nADC128S102SCLKVA\nAGND\nDGNDVD\nCS\nDIN\nDOUTCONTROL\nLOGIC12-BIT\nSUCCESSIVE\nAPPROXIMATION\nADC.\n.\n.\nAGND\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe ADC128S102 isasuccessive-approximation analog-to-digital converter designed around acharge-\nredistribution digital-to-analog converter.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 ADC128S102 Operation\nSimplified schematics oftheADC128S102 inboth track andhold operation areshown inFigure 34andFigure 35\nrespectively. InFigure 34,theADC128S102 isintrack mode: switch SW1 connects thesampling capacitor to\none ofeight analog input channels through themultiplexer, and SW2 balances thecomparator inputs. The\nADC128S102 isinthisstate forthefirstthree SCLK cycles after CSisbrought low.\nFigure 35shows theADC128S102 inhold mode: switch SW1 connects thesampling capacitor toground,\nmaintaining thesampled voltage, andswitch SW2 unbalances thecomparator. The control logic then instructs\nthecharge-redistribution DAC toaddorsubtract fixed amounts ofcharge toorfrom thesampling capacitor until\nthecomparator isbalanced. When thecomparator isbalanced, thedigital word supplied totheDAC isthedigital\nrepresentation oftheanalog input voltage. The ADC128S102 isinthisstate forthelastthirteen SCLK cycles\nafter CSisbrought low.\nFigure 34.ADC128S102 inTrack Mode\n14 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\n/c7c\n/c7c /c7c\n0V +VA - 1.5LSB 0.5LSB\nANALOG INPUT1LSB = V A/4096ADC CODE111...111\n111...110\n111...000\n011...111\n000...010\n000...001\n000...000\nIN0\nMUX\nAGNDSAMPLING\nCAPACITOR\nSW1\n-+CONTROL\nLOGICCHARGE\nREDISTRIBUTION\nDAC\nSW2IN7\nVA/2\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nFeature Description (continued)\nFigure 35.ADC128S102 inHold Mode\n7.3.2 ADC128S102 Transfer Function\nThe output format oftheADC128S102 isstraight binary. Code transitions occur midway between successive\ninteger LSB values. TheLSB width fortheADC128S102 isVA/4096. Theideal transfer characteristic isshown\ninFigure 36.Thetransition from anoutput code of0000 0000 0000 toacode of0000 0000 0001 isat1/2LSB,\noravoltage ofVA/8192. Other code transitions occur atsteps ofoneLSB.\nFigure 36.Ideal Transfer Characteristic\n7.3.3 Analog Inputs\nAnequivalent circuit forone oftheADC128S102\'s input channels isshown inFigure 37.Diodes D1and D2\nprovide ESD protection fortheanalog inputs. The operating range fortheanalog inputs is0VtoVA.Going\nbeyond thisrange willcause theESD diodes toconduct andresult inerratic operation.\nThecapacitor C1inFigure 37hasatypical value of3pFandismainly thepackage pincapacitance. Resistor R1\nistheonresistance ofthemultiplexer and track /hold switch and istypically 500 ohms. Capacitor C2isthe\nADC128S102 sampling capacitor, andistypically 30pF.The ADC128S102 willdeliver best performance when\ndriven byalow-impedance source (less than 100 ohms). This isespecially important when using the\nADC128S102 tosample dynamic signals. Also important when sampling dynamic signals isaband-pass orlow-\npass filter which reduces harmonics and noise intheinput. These filters areoften referred toasanti-aliasing\nfilters.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: ADC128S102\nS\nSNS\nN\nSNN\nC PtttPtttP ++= x x+\nVIND1\nR1C2\n30 pFVA\nD2C1\n3 pF\nConversion Phase - Switch Open\nTrack Phase - Switch Closed\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\nFeature Description (continued)\nFigure 37.Equivalent Input Circuit\n7.3.4 Digital Inputs andOutputs\nTheADC128S102\'s digital inputs (SCLK, CS,andDIN) have anoperating range of0VtoVA.They arenotprone\ntolatch-up and may beasserted before thedigital supply (VD)without any risk. The digital output (DOUT)\noperating range iscontrolled byVD.The output high voltage isVD-0.5V (min) while theoutput lowvoltage is\n0.4V (max).\n7.4 Device Functional Modes\nThe ADC128S102 isfully powered-up whenever CSislowandfully powered-down whenever CSishigh, with\noneexception. Ifoperating incontinuous conversion mode, theADC128S102 automatically enters power-down\nmode between SCLK\'s 16th falling edge ofaconversion and SCLK\'s 1stfalling edge ofthesubsequent\nconversion (see Figure 1).\nIncontinuous conversion mode, theADC128S102 can perform multiple conversions back toback. Each\nconversion requires 16SCLK cycles andtheADC128S102 willperform conversions continuously aslong asCS\nisheld low. Continuous mode offers maximum throughput.\nInburst mode, theuser may trade offthroughput forpower consumption byperforming fewer conversions per\nunittime. This means spending more time inpower-down mode andless time innormal mode. Byutilizing this\ntechnique, theuser canachieve very lowsample rates while stillutilizing anSCLK frequency within theelectrical\nspecifications. The Power Consumption vs.SCLK curve intheTypical Characteristics section shows thetypical\npower consumption oftheADC128S102. Tocalculate thepower consumption (PC),simply multiply thefraction of\ntime spent inthenormal mode (tN)bythenormal mode power consumption (PN),andaddthefraction oftime\nspent inshutdown mode (tS)multiplied bytheshutdown mode power consumption (PS)asshown inEquation 1.\n(1)\n7.5 Programming\n7.5.1 Serial Interface\nAnoperational timing diagram and aserial interface timing diagram fortheADC128S102 areshown inthe\nTiming Specifications section. CS,chip select, initiates conversions andframes theserial data transfers. SCLK\n(serial clock) controls both theconversion process andthetiming ofserial data. DOUT istheserial data output\npin,where aconversion result issent asaserial data stream, MSB first. Data tobewritten totheADC128S102\'s\nControl Register isplaced onDIN, theserial data input pin.New data iswritten toDINwith each conversion.\nAserial frame isinitiated onthefalling edge ofCSandends ontherising edge ofCS.Each frame must contain\naninteger multiple of16rising SCLK edges. TheADC\'s DOUT pinisinahigh impedance state when CSishigh\nandisactive when CSislow. Thus, CSacts asanoutput enable. Similarly, SCLK isinternally gated offwhen CS\nisbrought high.\n16 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nProgramming (continued)\nDuring thefirst3cycles ofSCLK, theADC isinthetrack mode, acquiring theinput voltage. Forthenext 13\nSCLK cycles theconversion isaccomplished andthedata isclocked out.SCLK falling edges 1through 4clock\noutleading zeros while falling edges 5through 16clock outtheconversion result, MSB first. Ifthere ismore than\none conversion inaframe (continuous conversion mode), theADC willre-enter thetrack mode onthefalling\nedge ofSCLK after theN*16th rising edge ofSCLK andre-enter thehold/convert mode ontheN*16+4th falling\nedge ofSCLK. "N"isaninteger value.\nTheADC128S102 enters track mode under three different conditions. InFigure 1,CSgoes lowwith SCLK high\nand theADC enters track mode onthefirstfalling edge ofSCLK. Inthesecond condition, CSgoes lowwith\nSCLK low. Under thiscondition, theADC automatically enters track mode andthefalling edge ofCSisseen as\nthefirstfalling edge ofSCLK. Inthethird condition, CSandSCLK golowsimultaneously andtheADC enters\ntrack mode. While there isnotiming restriction with respect totherising edges ofCSandSCLK, seeFigure 3for\nsetup andhold time requirements forthefalling edge ofCSwith respect totherising edge ofSCLK.\nWhile aconversion isinprogress, theaddress ofthenext input forconversion isclocked intoacontrol register\nthrough theDINpinonthefirst8rising edges ofSCLK after thefallofCS.See Table 1,Table 2,andTable 3.\nThere isnoneed toincorporate apower-up delay ordummy conversions astheADC128S102 isable toacquire\ntheinput signal tofullresolution inthefirstconversion immediately following power-up. Thefirstconversion result\nafter power-up willbethatofIN0.\nTable 1.Control Register Bits\nBit7(MSB) Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nDONTC DONTC ADD2 ADD1 ADD0 DONTC DONTC DONTC\nTable 2.Control Register BitDescriptions\nBitNo: Symbol: Description\n7,6,2,1,0 DONTC Don\'t care. Thevalues ofthese bitsdonotaffect thedevice.\n5 ADD2 These three bitsdetermine which input channel willbesampled andconverted atthenext\nconversion cycle. Themapping between codes andchannels isshown inTable 3.4 ADD1\n3 ADD0\nTable 3.Input Channel Selection\nADD2 ADD1 ADD0 Input Channel\n0 0 0 IN0(Default)\n0 0 1 IN1\n0 1 0 IN2\n0 1 1 IN3\n1 0 0 IN4\n1 0 1 IN5\n1 1 0 IN6\n1 1 1 IN7\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: ADC128S102\nADC128S102IN7\nIN0SCLK\nCS\nDOUT\nDIN\nDGND AGNDVA VD\nMCUVDD\nGNDLMV612+1uF 0.1uF 1uF 0.1uF3.3V 5V\nSchottky\nDiode\n(optional)Low\nImpedance\nSourceHigh\nImpedance\nSource\nIN3100\n100\n100\n100GPIOa\nGPIOb\nGPIOc\nGPIOd33n100\n100\n33n\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe ADC128S102 isasuccessive-approximation analog-to-digital converter designed around acharge-\nredistribution digital-to-analog converter. Since theADC128S102 integrates an8to1MUX onthefront end, the\ndevice istypically used inapplications where multiple voltages need tobemonitored. Inaddition tohaving 8\ninput channels, theADC128S102 canoperate atsampling rates upto1MSPS. Asaresult, theADC128S102 is\ntypically runinburst fashion where avoltage issampled forseveral times and then theADC128S102 canbe\npowered-down. This isacommon technique forapplications thatarepower limited. Due tothehigh bandwidth\nandsampling rate, theADC128S102 issuitable formonitoring ACwaveforms aswellasDCinputs. Thefollowing\nexample shows acommon configuration formonitoring ACinputs.\n8.2 Typical Application\nThefollowing sections outline thedesign principles ofdata acquisition system based ontheADC128S102.\nAtypical application isshown inFigure 38.Theanalog supply isbypassed with acapacitor network located close\ntotheADC128S102. The ADC128S102 uses theanalog supply (VA)asitsreference voltage, soitisvery\nimportant thatVAbekept asclean aspossible. Due tothelowpower requirements oftheADC128S102, itisalso\npossible touseaprecision reference asapower supply.\nFigure 38.Typical Application Circuit\n8.2.1 Design Requirements\nApositive supply only data acquisition system capable ofdigitizing signals ranging 0to5V,BW=10kHz, anda\nthroughput of125kSPS.\nTheADC128S102 hastointerface toanMCU whose supply issetat3.3V.\n8.2.2 Detailed Design Procedure\nThesignal range requirement forces thedesign touse5-Vanalog supply atVA,analog supply. This follows from\nthefactthatVAisalso areference potential fortheADC.\nTherequirement ofinterfacing totheMCU which ispowered by3.3-V supply, forces thechoice of3.3-V asaVD\nsupply.\nSampling isinfactamodulation process which may result inaliasing oftheinput signal, iftheinput signal isnot\nadequately band limited. Themaximum sampling rateoftheADC128S102 when allchannels areenabled is,Fs:\n18 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nSCLK128R CF/c180 /c179/c112 /c180\nSCLK 1 F\nR C 16 8/c163/c112 /c180 /c180 /c180\ns\nsignalFBW2/c163\nSCLK\ns _ sin gleFF16/c61\nSCLK\nsFF16 8/c61/c180\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nTypical Application (continued)\n(2)\nNote that faster sampling rates can beachieved when fewer channels aresampled. Single channel can be\nsampled atthemaximum rateof:\n(3)\nInorder toavoid thealiasing theNyquist criterion hastobemet:\n(4)\nTherefore itisnecessary toplace anti-aliasing filters atallinputs oftheADC. These filters may besingle pole low\npass filters whose pole location hastosatisfy, assuming allchannels sampled insequence:\n(5)\n(6)\nWith Fsclk =16MHz, agood choice forthesingle pole filter is:\n•R=100\n•C=33nF\nThis reduces theinput BW signal =48kHz. The capacitor attheINxinput ofthedevice provides notonly the\nfiltering oftheinput signal, butitalso absorbs thecharge kick-back from theADC. Thekick-back istheresult of\ntheinternal switches opening attheendoftheacquisition period.\nThe VAand VDsources arealready separated inthisexample, due tothedesign requirements. This also\nbenefits theoverall performance oftheADC, asthepotentially noisy VDsupply does notcontaminate theVA.In\nthesame vain, further consideration could begiven totheSPIinterface, especially when themaster MCU is\ncapable ofproducing fastrising edges onthedigital bussignals. Inserting small resistances inthedigital signal\npath may help inreducing theground bounce, andthus improve theoverall noise performance ofthesystem.\nCare should betaken when thesignal source iscapable ofproducing voltages beyond VA.Insuch instances the\ninternal ESD diodes may start conducting. TheESD diodes arenotintended asinput signal clamps. Toprovide\nthedesired clamping action useSchottky diodes asshown inFigure 38.\n8.2.3 Application Curve\nFigure 39.Typical Performance\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: ADC128S102\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\n9Power Supply Recommendations\nThere arethree major power supply concerns with thisproduct: power supply sequencing, power management,\nandtheeffect ofdigital supply noise ontheanalog supply.\n9.1 Power Supply Sequence\nTheADC128S102 isadual-supply device. Thetwosupply pins share ESD resources, socare must beexercised\ntoensure that thepower isapplied inthecorrect sequence. Toavoid turning ontheESD diodes, thedigital\nsupply (VD)cannot exceed theanalog supply (VA)bymore than 300mV. Therefore, VAmust ramp upbefore or\nconcurrently with VD.\n9.2 Power Supply Noise Considerations\nThe charging ofanyoutput load capacitance requires current from thedigital supply, VD.The current pulses\nrequired from thesupply tocharge theoutput capacitance willcause voltage variations onthedigital supply. If\nthese variations arelarge enough, they could degrade SNR andSINAD performance oftheADC. Furthermore, if\ntheanalog anddigital supplies aretieddirectly together, thenoise onthedigital supply willbecoupled directly\nintotheanalog supply, causing greater performance degradation than would noise onthedigital supply alone.\nSimilarly, discharging theoutput capacitance when thedigital output goes from alogic high toalogic lowwill\ndump current intothediesubstrate, which isresistive. Load discharge currents willcause "ground bounce" noise\ninthesubstrate that willdegrade noise performance ifthat current islarge enough. The larger theoutput\ncapacitance, themore current flows through thediesubstrate andthegreater thenoise coupled intotheanalog\nchannel.\nThefirstsolution tokeeping digital noise outoftheanalog supply istodecouple theanalog anddigital supplies\nfrom each other oruseseparate supplies forthem. Tokeep noise outofthedigital supply, keep theoutput load\ncapacitance assmall aspractical. Iftheload capacitance isgreater than 50pF,usea100Ωseries resistor at\ntheADC output, located asclose totheADC output pinaspractical. This willlimit thecharge and discharge\ncurrent oftheoutput capacitance and improve noise performance. Since theseries resistor and theload\ncapacitance form alowfrequency pole, verify signal integrity once theseries resistor hasbeen added.\n10Layout\n10.1 Layout Guidelines\nCapacitive coupling between thenoisy digital circuitry and thesensitive analog circuitry can lead topoor\nperformance. Thesolution istokeep theanalog circuitry separated from thedigital circuitry andtheclock lineas\nshort aspossible.\nDigital circuits create substantial supply and ground current transients. The logic noise generated could have\nsignificant impact upon system noise performance. Toavoid performance degradation oftheADC128S102 due\ntosupply noise, donotusethesame supply fortheADC128S102 thatisused fordigital logic.\nGenerally, analog and digital lines should cross each other at90°toavoid crosstalk. However, tomaximize\naccuracy inhigh resolution systems, avoid crossing analog and digital lines altogether. Itisimportant tokeep\nclock lines asshort aspossible and isolated from ALL other lines, including other digital lines. Inaddition, the\nclock lineshould also betreated asatransmission lineandbeproperly terminated.\nTheanalog input should beisolated from noisy signal traces toavoid coupling ofspurious signals intotheinput.\nAny external component (e.g., afilter capacitor) connected between theconverter\'s input pins andground orto\nthereference input pinandground should beconnected toavery clean point intheground plane.\nWerecommend theuseofasingle, uniform ground plane andtheuseofsplit power planes. Thepower planes\nshould belocated within the same board layer. Allanalog circuitry (input amplifiers, filters, reference\ncomponents, etc.) should beplaced over theanalog power plane. Alldigital circuitry and I/Olines should be\nplaced over thedigital power plane. Furthermore, allcomponents inthereference circuitry andtheinput signal\nchain thatareconnected toground should beconnected together with short traces andenter theanalog ground\nplane atasingle, quiet point.\n20 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\nCS\nVA\nAGND\nIN0\nIN1\nIN2\nIN3\nIN4SCLK\nDOUT\nDIN\nVD\nDGND\nIN7\nIN6\nIN5\nGROUND PLANEVIA to GROUND PLANE“DIGITAL” SUPPLY RAILANALOG\nSUPPLY\nRAIL\ntoMCU\nto analog\nsignal sources\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\n10.2 Layout Example\nFigure 40.Layout Schematic\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: ADC128S102\nADC128S102\nSNAS298G –AUGUST 2005 –REVISED JANUARY 2015 www.ti.com\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Specification Definitions\nACQUISITION TIME isthetime required fortheADC toacquire theinput voltage. During thistime, thehold\ncapacitor ischarged bytheinput voltage.\nAPERTURE DELAY isthetime between thefourth falling edge ofSCLK andthetime when theinput signal is\ninternally acquired orheld forconversion.\nCONVERSION TIME isthetime required, after theinput voltage isacquired, fortheADC toconvert theinput\nvoltage toadigital word.\nCHANNEL-TO-CHANNEL ISOLATION isresistance tocoupling ofenergy from onechannel intoanother\nchannel.\nCROSSTALK isthecoupling ofenergy from onechannel intoanother channel. This issimilar toChannel-to-\nChannel Isolation, except forthesign ofthedata.\nDIFFERENTIAL NON-LINEARITY (DNL) isthemeasure ofthemaximum deviation from theideal step size of1\nLSB.\nDUTY CYCLE istheratio ofthetime thatarepetitive digital waveform ishigh tothetotal time ofoneperiod. The\nspecification here refers totheSCLK.\nEFFECTIVE NUMBER OFBITS (ENOB, orEFFECTIVE BITS) isanother method ofspecifying Signal-to-Noise\nandDistortion orSINAD. ENOB isdefined as(SINAD -1.76) /6.02 andsays thattheconverter is\nequivalent toaperfect ADC ofthis(ENOB) number ofbits.\nFULL POWER BANDWIDTH isameasure ofthefrequency atwhich thereconstructed output fundamental\ndrops 3dBbelow itslowfrequency value forafullscale input.\nFULL SCALE ERROR (FSE) isameasure ofhow farthelastcode transition isfrom theideal 1½LSB below\nVREF+andisdefined as:\nVFSE=Vmax+1.5LSB –VREF+\nwhere\n•Vmaxisthevoltage atwhich thetransition tothemaximum code occurs.\n•FSE canbeexpressed inVolts, LSB orpercent offullscale range. (7)\nGAIN ERROR isthedeviation ofthelastcode transition (111...110) to(111...111) from theideal (VREF-1.5\nLSB), after adjusting foroffset error.\nINTEGRAL NON-LINEARITY (INL) isameasure ofthedeviation ofeach individual code from alinedrawn from\nnegative fullscale (½LSB below thefirstcode transition) through positive fullscale (½LSB above\nthelastcode transition). Thedeviation ofanygiven code from thisstraight lineismeasured from\nthecenter ofthatcode value.\nINTERMODULATION DISTORTION (IMD) isthecreation ofadditional spectral components asaresult oftwo\nsinusoidal frequencies being applied toanindividual ADC input atthesame time. Itisdefined as\ntheratio ofthepower inboth thesecond orthethird order intermodulation products tothepower in\noneoftheoriginal frequencies. Second order products arefa±fb,where faandfbarethetwosine\nwave input frequencies. Third order products are(2fa±fb)and(fa±2fb).IMD isusually expressed\nindB.\nMISSING CODES arethose output codes thatwillnever appear attheADC outputs. These codes cannot be\nreached with anyinput value. TheADC128S102 isensured nottohave anymissing codes.\nOFFSET ERROR isthedeviation ofthefirstcode transition (000...000) to(000...001) from theideal (i.e.GND +\n0.5LSB).\nSIGNAL TONOISE PLUS DISTORTION (S/N+D orSINAD) istheratio, expressed indB,ofthermsvalue of\ntheinput signal tothermsvalue ofalloftheother spectral components below halftheclock\nfrequency, including harmonics butexcluding d.c.\n22 Submit Documentation Feedback Copyright ©2005 –2015, Texas Instruments Incorporated\nProduct Folder Links: ADC128S102\n2f12f102f2\n10/c87\nAA ++A\nlog THD = 20/c16\nADC128S102\nwww.ti.com SNAS298G –AUGUST 2005 –REVISED JANUARY 2015\nDevice Support (continued)\nSIGNAL TONOISE RATIO (SNR) istheratio, expressed indB,ofthermsvalue oftheinput signal totherms\nvalue ofthesum ofallother spectral components below one-half thesampling frequency, not\nincluding d.c.ortheharmonics included inTHD.\nSPURIOUS FREE DYNAMIC RANGE (SFDR) isthedifference, expressed indB,between thedesired signal\namplitude totheamplitude ofthepeak spurious spectral component, where aspurious spectral\ncomponent isanysignal present intheoutput spectrum thatisnotpresent attheinput andmay or\nmay notbeaharmonic.\nTHROUGHPUT TIME istheminimum time required between thestart oftwosuccessive conversions. Itisthe\nacquisition time plus theconversion andread outtimes. Inthecase oftheADC128S102, thisis16\nSCLK periods.\nTOTAL HARMONIC DISTORTION (THD) istheratio, expressed indBc, ofthermstotal ofthefirstfive\nharmonic components attheoutput tothermslevel oftheinput signal frequency asseen atthe\noutput. THD iscalculated as:\nwhere\n•Af1istheRMS power oftheinput frequency attheoutput\n•Af2through Af10aretheRMS power inthefirst9harmonic frequencies (8)\n11.2 Trademarks\nMICROWIRE isatrademark ofTexas Instruments.\nQSPI isatrademark ofMotorola, Inc..\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2005 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: ADC128S102\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADC128S102CIMT NRND TSSOP PW1692Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 105 128S102\nCIMT\nADC128S102CIMT/NOPB ACTIVE TSSOP PW1692RoHS & Green SN Level-1-260C-UNLIM -40 to 105 128S102\nCIMT\nADC128S102CIMTX/NOPB ACTIVE TSSOP PW162500RoHS & Green SN Level-1-260C-UNLIM -40 to 105 128S102\nCIMT\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2 \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADC128S102CIMTX/\nNOPBTSSOP PW162500 330.0 12.46.955.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADC128S102CIMTX/\nNOPBTSSOP PW 162500 367.0 367.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nADC128S102CIMT PW TSSOP 16 92 495 82514.6 4.06\nADC128S102CIMT PW TSSOP 16 92 495 82514.6 4.06\nADC128S102CIMT/NOPB PW TSSOP 16 92 495 82514.6 4.06\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADC128S102-CIMTX/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (VA): +2.7 V to +5.25 V
  - Digital Supply Voltage (VD): +2.7 V to VA (max +5.25 V)
  
- **Current Ratings:**
  - Power Consumption (3V Supply): 2.3 mW (typical)
  - Power Consumption (5V Supply): 10.7 mW (typical)
  - Power-down Mode: 0.06 µW (3V), 0.25 µW (5V)

- **Power Consumption:**
  - Normal Mode: 2.3 mW (3V), 10.7 mW (5V)
  - Power-down Mode: 0.06 µW (3V), 0.25 µW (5V)

- **Operating Temperature Range:**
  - -40°C to +105°C

- **Package Type:**
  - 16-Lead TSSOP (Thin Shrink Small Outline Package)

- **Special Features:**
  - 8-channel input with a maximum conversion rate of 1 MSPS
  - Successive-approximation architecture with internal track-and-hold circuit
  - Independent analog and digital supplies
  - Compatible with SPI/QSPI/MICROWIRE/DSP interfaces
  - Power management features for low power consumption

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **ADC128S102** is a low-power, 12-bit analog-to-digital converter (ADC) designed for applications requiring high-speed data acquisition. It features an 8-channel multiplexer, allowing it to sample multiple analog signals. The ADC operates using a successive-approximation register architecture, which provides efficient conversion of analog signals to digital format. The output data is provided in straight binary format, making it compatible with various digital systems.

#### Typical Applications:
The ADC128S102 is commonly used in:
- **Automotive Navigation Systems:** For monitoring various sensor inputs.
- **Portable Systems:** Due to its low power consumption, it is ideal for battery-operated devices.
- **Medical Instruments:** For precise data acquisition in medical diagnostics and monitoring.
- **Mobile Communications:** In devices that require fast and accurate signal processing.
- **Instrumentation and Control Systems:** For applications that require monitoring and control of physical parameters.

This ADC is particularly suitable for applications that require monitoring of both AC waveforms and DC inputs, making it versatile for various electronic systems.