#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 18 11:16:31 2016
# Process ID: 3179
# Log file: /home/phil/cpu_entwurf/cpu/work_vivado/vivado.log
# Journal file: /home/phil/cpu_entwurf/cpu/work_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project single_cycle_cpu /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5739.660 ; gain = 4.191 ; free physical = 4646 ; free virtual = 13066
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/phil/cpu_entwurf/cpu/memory_access.vhd /home/phil/cpu_entwurf/alu/alu.vhd /home/phil/cpu_entwurf/cpu/execute.vhd /home/phil/cpu_entwurf/decoder/decoder.vhd /home/phil/cpu_entwurf/cpu/instruction_decode.vhd /home/phil/cpu_entwurf/register_file/regfile.vhd /home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd /home/phil/cpu_entwurf/program_counter/pc.vhd /home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd /home/phil/cpu_entwurf/cpu/fetch.vhd /home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd /home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: single_cycle_cpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:33 ; elapsed = 00:03:43 . Memory (MB): peak = 5788.051 ; gain = 4973.918 ; free physical = 4593 ; free virtual = 13018
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_cpu' [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:13]
INFO: [Synth 8-638] synthesizing module 'fetch' [/home/phil/cpu_entwurf/cpu/fetch.vhd:18]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/phil/cpu_entwurf/program_counter/pc.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (1#1) [/home/phil/cpu_entwurf/program_counter/pc.vhd:16]
INFO: [Synth 8-638] synthesizing module 'instr_mem' [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'instr_mem' (2#1) [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fetch' (3#1) [/home/phil/cpu_entwurf/cpu/fetch.vhd:18]
INFO: [Synth 8-638] synthesizing module 'instruction_decode' [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:26]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/phil/cpu_entwurf/register_file/regfile.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [/home/phil/cpu_entwurf/register_file/regfile.vhd:19]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/phil/cpu_entwurf/decoder/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [/home/phil/cpu_entwurf/decoder/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode' (6#1) [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:26]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/phil/cpu_entwurf/cpu/execute.vhd:34]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/phil/cpu_entwurf/alu/alu.vhd:16]
ERROR: [Synth 8-2784] type of aggregate cannot be determined without context ; 0 visible types match here [/home/phil/cpu_entwurf/alu/alu.vhd:37]
ERROR: [Synth 8-285] failed synthesizing module 'alu' [/home/phil/cpu_entwurf/alu/alu.vhd:16]
ERROR: [Synth 8-285] failed synthesizing module 'execute' [/home/phil/cpu_entwurf/cpu/execute.vhd:34]
ERROR: [Synth 8-285] failed synthesizing module 'single_cycle_cpu' [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:03:45 . Memory (MB): peak = 5801.051 ; gain = 4986.918 ; free physical = 4578 ; free virtual = 13005
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: single_cycle_cpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:04:59 . Memory (MB): peak = 5807.324 ; gain = 4993.191 ; free physical = 4564 ; free virtual = 12992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_cpu' [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:13]
INFO: [Synth 8-638] synthesizing module 'fetch' [/home/phil/cpu_entwurf/cpu/fetch.vhd:18]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/phil/cpu_entwurf/program_counter/pc.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (1#1) [/home/phil/cpu_entwurf/program_counter/pc.vhd:16]
INFO: [Synth 8-638] synthesizing module 'instr_mem' [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'instr_mem' (2#1) [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fetch' (3#1) [/home/phil/cpu_entwurf/cpu/fetch.vhd:18]
INFO: [Synth 8-638] synthesizing module 'instruction_decode' [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:26]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/phil/cpu_entwurf/register_file/regfile.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [/home/phil/cpu_entwurf/register_file/regfile.vhd:19]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/phil/cpu_entwurf/decoder/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [/home/phil/cpu_entwurf/decoder/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode' (6#1) [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:26]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/phil/cpu_entwurf/cpu/execute.vhd:34]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/phil/cpu_entwurf/alu/alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1) [/home/phil/cpu_entwurf/alu/alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'execute' (8#1) [/home/phil/cpu_entwurf/cpu/execute.vhd:34]
INFO: [Synth 8-638] synthesizing module 'memory_access' [/home/phil/cpu_entwurf/cpu/memory_access.vhd:30]
INFO: [Synth 8-638] synthesizing module 'data_mem' [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (9#1) [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (10#1) [/home/phil/cpu_entwurf/cpu/memory_access.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_cpu' (11#1) [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:58 ; elapsed = 00:05:01 . Memory (MB): peak = 5807.324 ; gain = 4993.191 ; free physical = 4562 ; free virtual = 12991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:58 ; elapsed = 00:05:01 . Memory (MB): peak = 5807.324 ; gain = 4993.191 ; free physical = 4562 ; free virtual = 12991
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 32 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:30 ; elapsed = 00:05:20 . Memory (MB): peak = 6170.277 ; gain = 5356.145 ; free physical = 4187 ; free virtual = 12672
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 6170.277 ; gain = 362.953 ; free physical = 4187 ; free virtual = 12672
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/alu/alu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/alu/alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/decoder/decoder.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/decoder/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/execute.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/execute.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/fetch.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/fetch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/instruction_decode.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/memory_access.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/memory_access.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/program_counter/pc.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/program_counter/pc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/register_file/regfile.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/register_file/regfile.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:1]
[Sat Jun 18 12:17:58 2016] Launched synth_1...
Run output will be captured here: /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu/single_cycle_cpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/alu/alu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/alu/alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/decoder/decoder.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/decoder/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/execute.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/execute.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/fetch.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/fetch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/instruction_decode.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/memory_access.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/memory_access.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/program_counter/pc.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/program_counter/pc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/register_file/regfile.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/register_file/regfile.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:1]
[Sat Jun 18 12:20:00 2016] Launched synth_1...
Run output will be captured here: /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu/single_cycle_cpu.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6278.867 ; gain = 103.777 ; free physical = 2618 ; free virtual = 11433
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:18 ; elapsed = 02:14:23 . Memory (MB): peak = 6588.895 ; gain = 5774.762 ; free physical = 2594 ; free virtual = 11454
---------------------------------------------------------------------------------
ERROR: [Synth 8-1807] character '0' is not in type std_logic_vector [/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd:20]
INFO: [Synth 8-2810] unit mem_pkg ignored due to previous errors [/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:19 ; elapsed = 02:14:25 . Memory (MB): peak = 6600.145 ; gain = 5786.012 ; free physical = 2568 ; free virtual = 11428
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6600.145 ; gain = 11.250 ; free physical = 2568 ; free virtual = 11428
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:32 ; elapsed = 02:15:45 . Memory (MB): peak = 6603.340 ; gain = 5789.207 ; free physical = 2519 ; free virtual = 11379
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_cpu' [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:13]
INFO: [Synth 8-638] synthesizing module 'fetch' [/home/phil/cpu_entwurf/cpu/fetch.vhd:18]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/phil/cpu_entwurf/program_counter/pc.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (1#1) [/home/phil/cpu_entwurf/program_counter/pc.vhd:16]
INFO: [Synth 8-638] synthesizing module 'instr_mem' [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'instr_mem' (2#1) [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'fetch' (3#1) [/home/phil/cpu_entwurf/cpu/fetch.vhd:18]
INFO: [Synth 8-638] synthesizing module 'instruction_decode' [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:26]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/phil/cpu_entwurf/register_file/regfile.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [/home/phil/cpu_entwurf/register_file/regfile.vhd:19]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/phil/cpu_entwurf/decoder/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [/home/phil/cpu_entwurf/decoder/decoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode' (6#1) [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:26]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/phil/cpu_entwurf/cpu/execute.vhd:34]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/phil/cpu_entwurf/alu/alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1) [/home/phil/cpu_entwurf/alu/alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'execute' (8#1) [/home/phil/cpu_entwurf/cpu/execute.vhd:34]
INFO: [Synth 8-638] synthesizing module 'memory_access' [/home/phil/cpu_entwurf/cpu/memory_access.vhd:30]
INFO: [Synth 8-638] synthesizing module 'data_mem' [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (9#1) [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (10#1) [/home/phil/cpu_entwurf/cpu/memory_access.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_cpu' (11#1) [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:33 ; elapsed = 02:15:46 . Memory (MB): peak = 6603.340 ; gain = 5789.207 ; free physical = 2519 ; free virtual = 11379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:34 ; elapsed = 02:15:47 . Memory (MB): peak = 6603.340 ; gain = 5789.207 ; free physical = 2519 ; free virtual = 11379
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 6680.355 ; gain = 77.016 ; free physical = 2514 ; free virtual = 11374
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/alu/alu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/alu/alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/decoder/decoder.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/decoder/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/execute.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/execute.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/fetch.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/fetch.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/instruction_decode.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/instruction_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/memory_access.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/memory_access.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/program_counter/pc.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/program_counter/pc.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/register_file/regfile.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/register_file/regfile.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd" into library xil_defaultlib [/home/phil/cpu_entwurf/cpu/single_cycle_cpu.vhd:1]
[Sat Jun 18 13:33:12 2016] Launched synth_1...
Run output will be captured here: /home/phil/cpu_entwurf/cpu/work_vivado/single_cycle_cpu/single_cycle_cpu.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 18 13:35:28 2016...
