# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 7 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 10 0
CPU 12 11 1
CPU 12 12 2
CPU 12 13 3
CPU 13 10 0
CPU 13 11 1
CPU 13 12 2
CPU 13 13 3
BLOCK 14 10
BLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 11 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
BLOCK 15 11
UNBLOCK 15 10
UNBLOCK 15 12
CPU 15 14 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 3 3
BLOCK 16 14
UNBLOCK 16 11
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 3 3
UNBLOCK 17 14
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
CPU 17 1 2
CPU 17 3 3
# CONTEXT CPU 0 18
CPU 18 0 1
CPU 18 1 2
CPU 18 3 3
CPU 19 2 0
CPU 19 0 1
CPU 19 1 2
CPU 19 3 3
CPU 20 2 0
# CONTEXT CPU 1 20
CPU 20 1 2
CPU 20 3 3
EXIT 21 3 3
CPU 21 2 0
# CONTEXT CPU 1 21
CPU 21 1 2
# CONTEXT CPU 3 21
EXIT 22 2 0
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 1 2
# CONTEXT CPU 3 22
CPU 23 8 0
CPU 23 6 1
CPU 23 1 2
# CONTEXT CPU 3 23
EXIT 24 1 2
CPU 24 8 0
CPU 24 6 1
# CONTEXT CPU 2 24
CPU 24 4 3
BLOCK 25 6
BLOCK 25 4
CPU 25 8 0
# CONTEXT CPU 1 25
CPU 25 7 2
# CONTEXT CPU 3 25
UNBLOCK 26 4
UNBLOCK 26 6
CPU 26 8 0
# CONTEXT CPU 1 26
CPU 26 7 2
# CONTEXT CPU 3 26
BLOCK 27 7
CPU 27 8 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
# CONTEXT CPU 3 27
BLOCK 28 8
UNBLOCK 28 7
# CONTEXT CPU 0 28
CPU 28 5 1
# CONTEXT CPU 2 28
CPU 28 9 3
UNBLOCK 29 8
CPU 29 10 0
CPU 29 5 1
# CONTEXT CPU 2 29
CPU 29 9 3
# CONTEXT CPU 0 30
CPU 30 5 1
CPU 30 13 2
CPU 30 9 3
EXIT 31 5 1
BLOCK 31 13
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 9 3
UNBLOCK 32 13
# CONTEXT CPU 0 32
CPU 32 11 1
# CONTEXT CPU 2 32
CPU 32 9 3
CPU 33 12 0
CPU 33 11 1
# CONTEXT CPU 2 33
CPU 33 9 3
BLOCK 34 12
BLOCK 34 11
BLOCK 34 9
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 14 2
# CONTEXT CPU 3 34
BLOCK 35 14
UNBLOCK 35 9
UNBLOCK 35 11
UNBLOCK 35 12
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
UNBLOCK 36 14
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
CPU 36 7 2
# CONTEXT CPU 3 36
CPU 37 0 0
CPU 37 4 1
CPU 37 7 2
CPU 37 6 3
CPU 38 0 0
CPU 38 4 1
CPU 38 7 2
CPU 38 6 3
EXIT 39 0 0
# CONTEXT CPU 0 39
CPU 39 4 1
CPU 39 7 2
CPU 39 6 3
EXIT 40 7 2
CPU 40 8 0
CPU 40 4 1
# CONTEXT CPU 2 40
CPU 40 6 3
EXIT 41 4 1
CPU 41 8 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
CPU 42 8 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
CPU 42 9 3
EXIT 43 8 0
EXIT 43 9 3
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
CPU 43 10 2
# CONTEXT CPU 3 43
BLOCK 44 10
# CONTEXT CPU 0 44
CPU 44 13 1
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
UNBLOCK 45 10
# CONTEXT CPU 0 45
CPU 45 13 1
CPU 45 14 2
# CONTEXT CPU 3 45
BLOCK 46 13
BLOCK 46 14
CPU 46 11 0
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 12 3
BLOCK 47 12
UNBLOCK 47 13
UNBLOCK 47 14
CPU 47 11 0
# CONTEXT CPU 1 47
CPU 47 10 2
# CONTEXT CPU 3 47
UNBLOCK 48 12
CPU 48 11 0
# CONTEXT CPU 1 48
CPU 48 10 2
# CONTEXT CPU 3 48
CPU 49 11 0
CPU 49 6 1
CPU 49 10 2
# CONTEXT CPU 3 49
EXIT 50 11 0
# CONTEXT CPU 0 50
CPU 50 6 1
CPU 50 10 2
CPU 50 13 3
EXIT 51 6 1
EXIT 51 10 2
BLOCK 51 13
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 -1 2
CPU 51 -1 3
UNBLOCK 52 13
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 -1 3
CPU 53 14 0
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
CPU 53 -1 3
BLOCK 54 14
CPU 54 -1 0
CPU 54 12 1
# CONTEXT CPU 2 54
CPU 54 -1 3
UNBLOCK 55 14
# CONTEXT CPU 0 55
CPU 55 12 1
CPU 55 13 2
CPU 55 -1 3
BLOCK 56 12
BLOCK 56 13
CPU 56 14 0
CPU 56 -1 1
CPU 56 -1 2
CPU 56 -1 3
BLOCK 57 14
UNBLOCK 57 12
UNBLOCK 57 13
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 -1 2
CPU 57 -1 3
UNBLOCK 58 14
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 58 -1 3
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
CPU 60 12 0
CPU 60 13 1
# CONTEXT CPU 2 60
CPU 60 -1 3
CPU 61 12 0
CPU 61 13 1
CPU 61 14 2
CPU 61 -1 3
EXIT 62 13 1
BLOCK 62 14
CPU 62 12 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
EXIT 63 12 0
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
