<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Basic Functions/Configuration and Programming,Library/Processors and Peripherals,Library/Basic Functions/On Chip Memory,Library/Processors and Peripherals/Peripherals,Library/Basic Functions,Library/University Program/Generic IO,Library/University Program,Project" />
 <window width="1936" height="1096" x="3832" y="1061" />
 <generation synthesis="VHDL" greybox="0" />
 <hdlexample language="VERILOG" />
</preferences>
