--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/jo/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml dac8.twx dac8.ncd -o dac8.twr dac8.pcf -ucf
input_is_switches.ucf

Design file:              dac8.ncd
Physical constraint file: dac8.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
desired_level<0>|    2.052(R)|    0.221(R)|clk_BUFGP         |   0.000|
desired_level<1>|    2.157(R)|   -0.093(R)|clk_BUFGP         |   0.000|
desired_level<2>|    2.162(R)|    0.053(R)|clk_BUFGP         |   0.000|
desired_level<3>|    2.182(R)|   -0.194(R)|clk_BUFGP         |   0.000|
desired_level<4>|    1.775(R)|    0.280(R)|clk_BUFGP         |   0.000|
desired_level<5>|    1.637(R)|    0.160(R)|clk_BUFGP         |   0.000|
desired_level<6>|    1.455(R)|    0.265(R)|clk_BUFGP         |   0.000|
desired_level<7>|    1.492(R)|   -0.007(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led_out     |    8.421(R)|clk_BUFGP         |   0.000|
stream_out  |   10.244(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.004|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct  3 18:17:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 340 MB



