/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [29:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [30:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  reg [2:0] celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  reg [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [35:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_1z | celloutsig_0_7z[4]);
  assign celloutsig_1_10z = ~(celloutsig_1_0z[0] ^ celloutsig_1_8z);
  assign celloutsig_0_16z = { celloutsig_0_3z[5:3], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z } + { in_data[95:72], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[65:56], celloutsig_0_0z, celloutsig_0_0z } + in_data[40:25];
  assign celloutsig_0_0z = in_data[24:22] / { 1'h1, in_data[16:15] };
  assign celloutsig_0_12z = { in_data[7], celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, celloutsig_0_3z[9:4] };
  assign celloutsig_0_9z = { celloutsig_0_0z[1:0], celloutsig_0_8z } / { 1'h1, celloutsig_0_4z[1:0] };
  assign celloutsig_0_11z = celloutsig_0_2z / { 1'h1, in_data[94:88], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[170:165] / { 1'h1, in_data[170:166] };
  assign celloutsig_0_3z = in_data[24:12] / { 1'h1, celloutsig_0_2z[10:2], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_17z & ~(celloutsig_1_7z[9]);
  assign celloutsig_0_5z = { in_data[35:22], celloutsig_0_0z, celloutsig_0_4z } * { celloutsig_0_0z[2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_9z[0], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z[8:4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z } * { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z[8:4], celloutsig_0_3z[8:4] };
  assign celloutsig_0_14z = celloutsig_0_4z * celloutsig_0_10z;
  assign celloutsig_0_24z = { celloutsig_0_14z[2:1], celloutsig_0_1z } * { celloutsig_0_5z[8:7], celloutsig_0_19z };
  assign celloutsig_1_1z = in_data[148:113] * in_data[144:109];
  assign celloutsig_1_6z = { in_data[121:115], celloutsig_1_0z, celloutsig_1_2z } * celloutsig_1_1z[18:5];
  assign celloutsig_1_7z = celloutsig_1_4z ? celloutsig_1_6z : celloutsig_1_1z[13:0];
  assign celloutsig_0_7z = celloutsig_0_2z[1] ? celloutsig_0_3z[8:4] : { celloutsig_0_0z[1:0], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_13z[23] ? celloutsig_0_13z[11:9] : { celloutsig_0_11z[6:5], celloutsig_0_15z };
  assign celloutsig_0_19z = celloutsig_0_16z[18:15] != celloutsig_0_12z[5:2];
  assign celloutsig_1_8z = | { celloutsig_1_7z[7:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = | { celloutsig_1_12z[8:4], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = | { in_data[74:73], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_4z = | in_data[152:139];
  assign celloutsig_1_2z = celloutsig_1_1z[28] & celloutsig_1_1z[0];
  assign celloutsig_0_10z = celloutsig_0_9z >> celloutsig_0_9z;
  assign celloutsig_1_5z = in_data[171:162] <<< { celloutsig_1_0z[4:1], celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_5z - { celloutsig_1_5z[7:0], celloutsig_1_8z, celloutsig_1_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = in_data[27:25];
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_18z = celloutsig_1_5z[8:1];
  assign celloutsig_0_15z = ~((celloutsig_0_9z[0] & celloutsig_0_12z[3]) | (celloutsig_0_13z[29] & celloutsig_0_8z));
  assign { out_data[135:128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
