

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet'
================================================================
* Date:           Thu Jul 18 10:37:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        teste_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |                                                         |                                              |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |                         Instance                        |                    Module                    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210  |finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2  |        2|  858993462|  20.000 ns|  8.590 sec|    2|  858993462|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |    Iteration    |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|        ?|  145 ~ 858993605|          -|          -|     ?|        no|
        +-------------------+---------+---------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 217
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 217 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 74 
217 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.49>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 218 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (1.00ns)   --->   "%num_images_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %num_images"   --->   Operation 219 'read' 'num_images_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 220 [1/1] (1.00ns)   --->   "%image_size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %image_size"   --->   Operation 220 'read' 'image_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 221 [1/1] (1.00ns)   --->   "%initial_address_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %initial_address"   --->   Operation 221 'read' 'initial_address_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%initial_address_cast = zext i32 %initial_address_read"   --->   Operation 222 'zext' 'initial_address_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (8.49ns)   --->   "%mul2 = mul i65 %initial_address_cast, i65 6871947674"   --->   Operation 223 'mul' 'mul2' <Predicate = true> <Delay = 8.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%image_size_cast = zext i32 %image_size_read"   --->   Operation 224 'zext' 'image_size_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (8.49ns)   --->   "%mul = mul i65 %image_size_cast, i65 6871947674"   --->   Operation 225 'mul' 'mul' <Predicate = true> <Delay = 8.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul, i32 35, i32 64"   --->   Operation 226 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (2.55ns)   --->   "%icmp_ln25 = icmp_ne  i32 %num_images_read, i32 0" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 227 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (2.55ns)   --->   "%empty = icmp_ugt  i32 %image_size_read, i32 4"   --->   Operation 228 'icmp' 'empty' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul2, i32 35, i32 64" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 229 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar"   --->   Operation 230 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.20>
ST_2 : Operation 231 [1/1] (1.00ns)   --->   "%ext_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ext_mem"   --->   Operation 231 'read' 'ext_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%div1 = zext i30 %tmp_1"   --->   Operation 232 'zext' 'div1' <Predicate = (empty & icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (8.51ns)   --->   "%mul_ln25 = mul i32 %div1, i32 %num_images_read" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 233 'mul' 'mul_ln25' <Predicate = (empty & icmp_ln25)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i30.i3, i30 %tmp, i3 0" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 234 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i33 %shl_ln" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 235 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (3.52ns)   --->   "%add_ln25 = add i64 %zext_ln25, i64 %ext_mem_read" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 236 'add' 'add_ln25' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln25, i32 3, i32 63" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 237 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node empty_29)   --->   "%select_ln25 = select i1 %empty, i32 %mul_ln25, i32 0" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 238 'select' 'select_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty_29 = select i1 %icmp_ln25, i32 %select_ln25, i32 0" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 239 'select' 'empty_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.50>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i61 %trunc_ln" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 240 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln25" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 241 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [71/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 242 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.50>
ST_4 : Operation 243 [70/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 243 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.50>
ST_5 : Operation 244 [69/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 244 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.50>
ST_6 : Operation 245 [68/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 245 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.50>
ST_7 : Operation 246 [67/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 246 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.50>
ST_8 : Operation 247 [66/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 247 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.50>
ST_9 : Operation 248 [65/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 248 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.50>
ST_10 : Operation 249 [64/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 249 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.50>
ST_11 : Operation 250 [63/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 250 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 9.50>
ST_12 : Operation 251 [62/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 251 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 9.50>
ST_13 : Operation 252 [61/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 252 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 9.50>
ST_14 : Operation 253 [60/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 253 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.50>
ST_15 : Operation 254 [59/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 254 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 9.50>
ST_16 : Operation 255 [58/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 255 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 9.50>
ST_17 : Operation 256 [57/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 256 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 9.50>
ST_18 : Operation 257 [56/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 257 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 9.50>
ST_19 : Operation 258 [55/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 258 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 9.50>
ST_20 : Operation 259 [54/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 259 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 9.50>
ST_21 : Operation 260 [53/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 260 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 9.50>
ST_22 : Operation 261 [52/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 261 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 9.50>
ST_23 : Operation 262 [51/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 262 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 9.50>
ST_24 : Operation 263 [50/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 263 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 9.50>
ST_25 : Operation 264 [49/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 264 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 9.50>
ST_26 : Operation 265 [48/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 265 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 9.50>
ST_27 : Operation 266 [47/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 266 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 9.50>
ST_28 : Operation 267 [46/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 267 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 9.50>
ST_29 : Operation 268 [45/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 268 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 9.50>
ST_30 : Operation 269 [44/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 269 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 9.50>
ST_31 : Operation 270 [43/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 270 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 9.50>
ST_32 : Operation 271 [42/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 271 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 9.50>
ST_33 : Operation 272 [41/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 272 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 9.50>
ST_34 : Operation 273 [40/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 273 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 9.50>
ST_35 : Operation 274 [39/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 274 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 9.50>
ST_36 : Operation 275 [38/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 275 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 9.50>
ST_37 : Operation 276 [37/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 276 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 9.50>
ST_38 : Operation 277 [36/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 277 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 9.50>
ST_39 : Operation 278 [35/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 278 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 9.50>
ST_40 : Operation 279 [34/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 279 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 9.50>
ST_41 : Operation 280 [33/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 280 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 9.50>
ST_42 : Operation 281 [32/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 281 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 9.50>
ST_43 : Operation 282 [31/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 282 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 9.50>
ST_44 : Operation 283 [30/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 283 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 9.50>
ST_45 : Operation 284 [29/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 284 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 9.50>
ST_46 : Operation 285 [28/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 285 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 9.50>
ST_47 : Operation 286 [27/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 286 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 9.50>
ST_48 : Operation 287 [26/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 287 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 9.50>
ST_49 : Operation 288 [25/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 288 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 9.50>
ST_50 : Operation 289 [24/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 289 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 9.50>
ST_51 : Operation 290 [23/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 290 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 9.50>
ST_52 : Operation 291 [22/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 291 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 9.50>
ST_53 : Operation 292 [21/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 292 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 9.50>
ST_54 : Operation 293 [20/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 293 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 9.50>
ST_55 : Operation 294 [19/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 294 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 9.50>
ST_56 : Operation 295 [18/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 295 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 9.50>
ST_57 : Operation 296 [17/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 296 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 9.50>
ST_58 : Operation 297 [16/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 297 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 9.50>
ST_59 : Operation 298 [15/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 298 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 9.50>
ST_60 : Operation 299 [14/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 299 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 9.50>
ST_61 : Operation 300 [13/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 300 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 9.50>
ST_62 : Operation 301 [12/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 301 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 9.50>
ST_63 : Operation 302 [11/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 302 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 9.50>
ST_64 : Operation 303 [10/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 303 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 9.50>
ST_65 : Operation 304 [9/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 304 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 9.50>
ST_66 : Operation 305 [8/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 305 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 9.50>
ST_67 : Operation 306 [7/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 306 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 9.50>
ST_68 : Operation 307 [6/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 307 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 9.50>
ST_69 : Operation 308 [5/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 308 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 9.50>
ST_70 : Operation 309 [4/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 309 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 9.50>
ST_71 : Operation 310 [3/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 310 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 9.50>
ST_72 : Operation 311 [2/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 311 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 9.50>
ST_73 : Operation 312 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [hls_sources/finn_feeder_chiplet.cpp:3]   --->   Operation 312 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [hls_sources/finn_feeder_chiplet.cpp:3]   --->   Operation 313 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_0, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %out_stream_V_data_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 317 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i40 %out_stream_V_data_V"   --->   Operation 317 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_stream_V_data_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 319 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_stream_V_data_V"   --->   Operation 319 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %predicted_index"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %predicted_index, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %predicted_index, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ext_mem, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_20, i32 4294967295, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ext_mem, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_20, i32 4294967295, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %initial_address"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %initial_address, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %initial_address, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_size"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_size, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_11, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_size, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_images"   --->   Operation 331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_images, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_images, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %done_irq, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_20, i32 4294967295, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %done_irq, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_20, i32 4294967295, i32 0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 337 [1/1] (1.00ns)   --->   "%done_irq_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %done_irq"   --->   Operation 337 'read' 'done_irq_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_73 : Operation 338 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %in_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_15" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 338 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 339 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_3" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 339 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 340 [1/71] (9.50ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %empty_29" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 340 'readreq' 'empty_30' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %done_irq_read, i32 3, i32 63" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 341 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i61 %trunc_ln1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 342 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 343 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %sext_ln28" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 343 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_32_2" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 344 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 4.14>
ST_74 : Operation 345 [1/1] (0.00ns)   --->   "%indvar_load = load i32 %indvar" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 345 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 346 [1/1] (2.55ns)   --->   "%icmp_ln25_1 = icmp_eq  i32 %indvar_load, i32 %num_images_read" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 346 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 347 [1/1] (2.55ns)   --->   "%add_ln25_1 = add i32 %indvar_load, i32 1" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 347 'add' 'add_ln25_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void %VITIS_LOOP_32_2.split, void %for.end10.loopexit" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 348 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 349 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %add_ln25_1, i32 %indvar" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 349 'store' 'store_ln25' <Predicate = (!icmp_ln25_1)> <Delay = 1.58>

State 75 <SV = 74> <Delay = 9.50>
ST_75 : Operation 350 [1/1] (9.50ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 350 'writereq' 'empty_31' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 9.50>
ST_76 : Operation 351 [1/1] (9.50ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr_1, i64 0, i8 1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 351 'write' 'write_ln28' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 9.50>
ST_77 : Operation 352 [68/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 352 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 9.50>
ST_78 : Operation 353 [67/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 353 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 9.50>
ST_79 : Operation 354 [66/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 354 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 9.50>
ST_80 : Operation 355 [65/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 355 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 9.50>
ST_81 : Operation 356 [64/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 356 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 9.50>
ST_82 : Operation 357 [63/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 357 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 9.50>
ST_83 : Operation 358 [62/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 358 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 9.50>
ST_84 : Operation 359 [61/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 359 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 9.50>
ST_85 : Operation 360 [60/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 360 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 9.50>
ST_86 : Operation 361 [59/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 361 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 9.50>
ST_87 : Operation 362 [58/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 362 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 9.50>
ST_88 : Operation 363 [57/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 363 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 9.50>
ST_89 : Operation 364 [56/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 364 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 9.50>
ST_90 : Operation 365 [55/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 365 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 9.50>
ST_91 : Operation 366 [54/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 366 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 9.50>
ST_92 : Operation 367 [53/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 367 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 9.50>
ST_93 : Operation 368 [52/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 368 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 9.50>
ST_94 : Operation 369 [51/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 369 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 9.50>
ST_95 : Operation 370 [50/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 370 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 9.50>
ST_96 : Operation 371 [49/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 371 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 9.50>
ST_97 : Operation 372 [48/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 372 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 9.50>
ST_98 : Operation 373 [47/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 373 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 9.50>
ST_99 : Operation 374 [46/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 374 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 9.50>
ST_100 : Operation 375 [45/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 375 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 9.50>
ST_101 : Operation 376 [44/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 376 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 9.50>
ST_102 : Operation 377 [43/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 377 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 9.50>
ST_103 : Operation 378 [42/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 378 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 9.50>
ST_104 : Operation 379 [41/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 379 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 9.50>
ST_105 : Operation 380 [40/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 380 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 9.50>
ST_106 : Operation 381 [39/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 381 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 9.50>
ST_107 : Operation 382 [38/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 382 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 9.50>
ST_108 : Operation 383 [37/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 383 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 9.50>
ST_109 : Operation 384 [36/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 384 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 9.50>
ST_110 : Operation 385 [35/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 385 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 9.50>
ST_111 : Operation 386 [34/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 386 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 9.50>
ST_112 : Operation 387 [33/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 387 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 9.50>
ST_113 : Operation 388 [32/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 388 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 9.50>
ST_114 : Operation 389 [31/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 389 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 9.50>
ST_115 : Operation 390 [30/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 390 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 9.50>
ST_116 : Operation 391 [29/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 391 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 9.50>
ST_117 : Operation 392 [28/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 392 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 9.50>
ST_118 : Operation 393 [27/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 393 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 9.50>
ST_119 : Operation 394 [26/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 394 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 9.50>
ST_120 : Operation 395 [25/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 395 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 9.50>
ST_121 : Operation 396 [24/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 396 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 9.50>
ST_122 : Operation 397 [23/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 397 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 9.50>
ST_123 : Operation 398 [22/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 398 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 9.50>
ST_124 : Operation 399 [21/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 399 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 9.50>
ST_125 : Operation 400 [20/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 400 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 9.50>
ST_126 : Operation 401 [19/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 401 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 9.50>
ST_127 : Operation 402 [18/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 402 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 9.50>
ST_128 : Operation 403 [17/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 403 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 9.50>
ST_129 : Operation 404 [16/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 404 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 9.50>
ST_130 : Operation 405 [15/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 405 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 9.50>
ST_131 : Operation 406 [14/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 406 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 9.50>
ST_132 : Operation 407 [13/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 407 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 9.50>
ST_133 : Operation 408 [12/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 408 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 9.50>
ST_134 : Operation 409 [11/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 409 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 9.50>
ST_135 : Operation 410 [10/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 410 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 9.50>
ST_136 : Operation 411 [9/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 411 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 9.50>
ST_137 : Operation 412 [8/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 412 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 9.50>
ST_138 : Operation 413 [7/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 413 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 9.50>
ST_139 : Operation 414 [6/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 414 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 9.50>
ST_140 : Operation 415 [5/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 415 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 9.50>
ST_141 : Operation 416 [4/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 416 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 9.50>
ST_142 : Operation 417 [3/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 417 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 9.50>
ST_143 : Operation 418 [2/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 418 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 9.50>
ST_144 : Operation 419 [1/68] (9.50ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:28]   --->   Operation 419 'writeresp' 'empty_32' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 4.08>
ST_145 : Operation 420 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 420 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 421 [2/2] (4.08ns)   --->   "%call_ln25 = call void @finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2, i64 %gmem, i30 %tmp_1, i61 %trunc_ln, i40 %out_stream_V_data_V" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 421 'call' 'call_ln25' <Predicate = true> <Delay = 4.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 146 <SV = 145> <Delay = 0.00>
ST_146 : Operation 422 [1/2] (0.00ns)   --->   "%call_ln25 = call void @finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2, i64 %gmem, i30 %tmp_1, i61 %trunc_ln, i40 %out_stream_V_data_V" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 422 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 147 <SV = 146> <Delay = 9.50>
ST_147 : Operation 423 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 423 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 424 [1/1] (9.50ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_1, i32 1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 424 'writereq' 'empty_35' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 9.50>
ST_148 : Operation 425 [1/1] (9.50ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr_1, i64 1, i8 1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 425 'write' 'write_ln41' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 9.50>
ST_149 : Operation 426 [68/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 426 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 9.50>
ST_150 : Operation 427 [67/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 427 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 9.50>
ST_151 : Operation 428 [66/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 428 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 9.50>
ST_152 : Operation 429 [65/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 429 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 9.50>
ST_153 : Operation 430 [64/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 430 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 9.50>
ST_154 : Operation 431 [63/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 431 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 9.50>
ST_155 : Operation 432 [62/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 432 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 9.50>
ST_156 : Operation 433 [61/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 433 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 9.50>
ST_157 : Operation 434 [60/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 434 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 9.50>
ST_158 : Operation 435 [59/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 435 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 9.50>
ST_159 : Operation 436 [58/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 436 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 9.50>
ST_160 : Operation 437 [57/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 437 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 9.50>
ST_161 : Operation 438 [56/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 438 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 9.50>
ST_162 : Operation 439 [55/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 439 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 9.50>
ST_163 : Operation 440 [54/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 440 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 9.50>
ST_164 : Operation 441 [53/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 441 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 9.50>
ST_165 : Operation 442 [52/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 442 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 9.50>
ST_166 : Operation 443 [51/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 443 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 9.50>
ST_167 : Operation 444 [50/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 444 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 9.50>
ST_168 : Operation 445 [49/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 445 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 9.50>
ST_169 : Operation 446 [48/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 446 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 9.50>
ST_170 : Operation 447 [47/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 447 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 9.50>
ST_171 : Operation 448 [46/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 448 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 9.50>
ST_172 : Operation 449 [45/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 449 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 9.50>
ST_173 : Operation 450 [44/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 450 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 9.50>
ST_174 : Operation 451 [43/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 451 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 9.50>
ST_175 : Operation 452 [42/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 452 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 9.50>
ST_176 : Operation 453 [41/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 453 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 9.50>
ST_177 : Operation 454 [40/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 454 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 9.50>
ST_178 : Operation 455 [39/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 455 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 9.50>
ST_179 : Operation 456 [38/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 456 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 179> <Delay = 9.50>
ST_180 : Operation 457 [37/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 457 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 180> <Delay = 9.50>
ST_181 : Operation 458 [36/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 458 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 181> <Delay = 9.50>
ST_182 : Operation 459 [35/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 459 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 9.50>
ST_183 : Operation 460 [34/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 460 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 9.50>
ST_184 : Operation 461 [33/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 461 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 9.50>
ST_185 : Operation 462 [32/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 462 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 9.50>
ST_186 : Operation 463 [31/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 463 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 9.50>
ST_187 : Operation 464 [30/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 464 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 9.50>
ST_188 : Operation 465 [29/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 465 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 188> <Delay = 9.50>
ST_189 : Operation 466 [28/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 466 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 9.50>
ST_190 : Operation 467 [27/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 467 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 9.50>
ST_191 : Operation 468 [26/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 468 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 9.50>
ST_192 : Operation 469 [25/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 469 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 9.50>
ST_193 : Operation 470 [24/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 470 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 9.50>
ST_194 : Operation 471 [23/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 471 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 9.50>
ST_195 : Operation 472 [22/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 472 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 9.50>
ST_196 : Operation 473 [21/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 473 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 9.50>
ST_197 : Operation 474 [20/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 474 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 9.50>
ST_198 : Operation 475 [19/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 475 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 9.50>
ST_199 : Operation 476 [18/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 476 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 9.50>
ST_200 : Operation 477 [17/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 477 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 9.50>
ST_201 : Operation 478 [16/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 478 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 9.50>
ST_202 : Operation 479 [15/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 479 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 9.50>
ST_203 : Operation 480 [14/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 480 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 9.50>
ST_204 : Operation 481 [13/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 481 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 9.50>
ST_205 : Operation 482 [12/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 482 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 9.50>
ST_206 : Operation 483 [11/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 483 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 9.50>
ST_207 : Operation 484 [10/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 484 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 9.50>
ST_208 : Operation 485 [9/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 485 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 9.50>
ST_209 : Operation 486 [8/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 486 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 9.50>
ST_210 : Operation 487 [7/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 487 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 9.50>
ST_211 : Operation 488 [6/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 488 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 9.50>
ST_212 : Operation 489 [5/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 489 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 9.50>
ST_213 : Operation 490 [4/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 490 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 213> <Delay = 9.50>
ST_214 : Operation 491 [3/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 491 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 214> <Delay = 9.50>
ST_215 : Operation 492 [2/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 492 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 215> <Delay = 9.50>
ST_216 : Operation 493 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 493 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 494 [1/1] (1.00ns)   --->   "%label_data = read i8 @_ssdm_op_Read.axis.volatile.i8P0A, i8 %in_stream_V_data_V" [hls_sources/finn_feeder_chiplet.cpp:39]   --->   Operation 494 'read' 'label_data' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_216 : Operation 495 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_none.volatile.i8P0A, i8 %predicted_index, i8 %label_data" [hls_sources/finn_feeder_chiplet.cpp:40]   --->   Operation 495 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_216 : Operation 496 [1/68] (9.50ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_1" [hls_sources/finn_feeder_chiplet.cpp:41]   --->   Operation 496 'writeresp' 'empty_36' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_32_2" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 497 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 217 <SV = 146> <Delay = 0.00>
ST_217 : Operation 498 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [hls_sources/finn_feeder_chiplet.cpp:43]   --->   Operation 498 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ predicted_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ext_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initial_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_images]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ done_irq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar                   (alloca             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
num_images_read          (read               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
image_size_read          (read               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
initial_address_read     (read               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
initial_address_cast     (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul2                     (mul                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
image_size_cast          (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                      (mul                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                    (partselect         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln25                (icmp               ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                    (icmp               ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                      (partselect         ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                (store              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ext_mem_read             (read               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div1                     (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln25                 (mul                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                   (bitconcatenate     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25                (zext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25                 (add                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                 (partselect         ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
select_ln25              (select             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29                 (select             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln25                (sext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                (getelementptr      ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln3        (spectopmodule      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln3        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
done_irq_read            (read               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specaxissidechannel_ln25 (specaxissidechannel) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specaxissidechannel_ln25 (specaxissidechannel) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30                 (readreq            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                (partselect         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln28                (sext               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1              (getelementptr      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln25                  (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_load              (load               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25_1              (icmp               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln25_1               (add                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25                  (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25               (store              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31                 (writereq           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln28               (write              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32                 (writeresp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33                 (wait               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln25                (call               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34                 (wait               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_35                 (writereq           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln41               (write              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25        (specloopname       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
label_data               (read               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln40               (write              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_36                 (writeresp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25                  (br                 ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln43                 (ret                ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="predicted_index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predicted_index"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ext_mem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ext_mem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="initial_address">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_address"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_images">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_images"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="done_irq">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_irq"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i30.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="num_images_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_images_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="image_size_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_size_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="initial_address_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initial_address_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ext_mem_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ext_mem_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="done_irq_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_irq_read/73 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="2"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/75 empty_32/77 empty_35/147 empty_36/149 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln28_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="3"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="1" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/76 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln41_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="75"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="1" slack="0"/>
<pin id="192" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/148 "/>
</bind>
</comp>

<comp id="196" class="1004" name="label_data_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_data/216 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln40_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/216 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="30" slack="144"/>
<pin id="214" dir="0" index="3" bw="61" slack="143"/>
<pin id="215" dir="0" index="4" bw="40" slack="0"/>
<pin id="216" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/145 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mul_ln25_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="30" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mul2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="34" slack="0"/>
<pin id="227" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="34" slack="0"/>
<pin id="232" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="initial_address_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="initial_address_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="image_size_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="image_size_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="30" slack="0"/>
<pin id="246" dir="0" index="1" bw="65" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="0" index="3" bw="8" slack="0"/>
<pin id="249" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln25_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="empty_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="30" slack="0"/>
<pin id="268" dir="0" index="1" bw="65" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="div1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="30" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="33" slack="0"/>
<pin id="287" dir="0" index="1" bw="30" slack="1"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln25_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="33" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln25_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="33" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="61" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln25_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_29_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln25_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="61" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="61" slack="0"/>
<pin id="332" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="61" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/73 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln28_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="61" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/73 "/>
</bind>
</comp>

<comp id="350" class="1004" name="gmem_addr_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="61" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/73 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="73"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/74 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln25_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="73"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_1/74 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln25_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/74 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln25_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="73"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/74 "/>
</bind>
</comp>

<comp id="375" class="1005" name="indvar_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="382" class="1005" name="num_images_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_images_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="30" slack="1"/>
<pin id="390" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln25_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="399" class="1005" name="empty_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="30" slack="1"/>
<pin id="406" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="409" class="1005" name="trunc_ln_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="61" slack="1"/>
<pin id="411" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="415" class="1005" name="empty_29_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="420" class="1005" name="gmem_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="gmem_addr_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="2"/>
<pin id="427" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="96" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="108" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="110" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="186"><net_src comp="114" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="193"><net_src comp="108" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="120" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="112" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="126" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="128" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="118" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="146" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="242"><net_src comp="140" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="229" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="258"><net_src comp="134" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="140" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="224" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="152" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="296" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="220" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="164" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="18" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="130" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="385"><net_src comp="134" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="391"><net_src comp="244" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="397"><net_src comp="254" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="402"><net_src comp="260" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="407"><net_src comp="266" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="412"><net_src comp="302" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="418"><net_src comp="319" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="423"><net_src comp="329" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="428"><net_src comp="350" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 }
	Port: out_stream_V_data_V | {145 146 }
	Port: predicted_index | {216 }
 - Input state : 
	Port: finn_feeder_chiplet : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 145 146 }
	Port: finn_feeder_chiplet : in_stream_V_data_V | {216 }
	Port: finn_feeder_chiplet : ext_mem | {2 }
	Port: finn_feeder_chiplet : initial_address | {1 }
	Port: finn_feeder_chiplet : image_size | {1 }
	Port: finn_feeder_chiplet : num_images | {1 }
	Port: finn_feeder_chiplet : done_irq | {73 }
  - Chain level:
	State 1
		mul2 : 1
		mul : 1
		tmp_1 : 2
		tmp : 2
		store_ln0 : 1
	State 2
		mul_ln25 : 1
		zext_ln25 : 1
		add_ln25 : 2
		trunc_ln : 3
		select_ln25 : 2
		empty_29 : 3
	State 3
		gmem_addr : 1
		empty_30 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		sext_ln28 : 1
		gmem_addr_1 : 2
	State 74
		icmp_ln25_1 : 1
		add_ln25_1 : 1
		br_ln25 : 2
		store_ln25 : 2
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   call   | grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2_fu_210 |    0    |   135   |    74   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                     icmp_ln25_fu_254                    |    0    |    0    |    39   |
|   icmp   |                       empty_fu_260                      |    0    |    0    |    39   |
|          |                    icmp_ln25_1_fu_359                   |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|
|    add   |                     add_ln25_fu_296                     |    0    |    0    |    71   |
|          |                    add_ln25_1_fu_364                    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                     mul_ln25_fu_220                     |    3    |    0    |    20   |
|    mul   |                       mul2_fu_224                       |    4    |    0    |    22   |
|          |                        mul_fu_229                       |    4    |    0    |    22   |
|----------|---------------------------------------------------------|---------|---------|---------|
|  select  |                    select_ln25_fu_312                   |    0    |    0    |    32   |
|          |                     empty_29_fu_319                     |    0    |    0    |    32   |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |               num_images_read_read_fu_134               |    0    |    0    |    0    |
|          |               image_size_read_read_fu_140               |    0    |    0    |    0    |
|   read   |             initial_address_read_read_fu_146            |    0    |    0    |    0    |
|          |                 ext_mem_read_read_fu_152                |    0    |    0    |    0    |
|          |                done_irq_read_read_fu_164                |    0    |    0    |    0    |
|          |                  label_data_read_fu_196                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_158                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_170                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                 write_ln28_write_fu_177                 |    0    |    0    |    0    |
|   write  |                 write_ln41_write_fu_187                 |    0    |    0    |    0    |
|          |                 write_ln40_write_fu_202                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |               initial_address_cast_fu_234               |    0    |    0    |    0    |
|   zext   |                  image_size_cast_fu_239                 |    0    |    0    |    0    |
|          |                       div1_fu_281                       |    0    |    0    |    0    |
|          |                     zext_ln25_fu_292                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                       tmp_1_fu_244                      |    0    |    0    |    0    |
|partselect|                        tmp_fu_266                       |    0    |    0    |    0    |
|          |                     trunc_ln_fu_302                     |    0    |    0    |    0    |
|          |                     trunc_ln1_fu_336                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      shl_ln_fu_285                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   sext   |                     sext_ln25_fu_326                    |    0    |    0    |    0    |
|          |                     sext_ln28_fu_346                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   Total  |                                                         |    11   |   135   |   429   |
|----------|---------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    empty_29_reg_415   |   32   |
|     empty_reg_399     |    1   |
|  gmem_addr_1_reg_425  |   64   |
|   gmem_addr_reg_420   |   64   |
|   icmp_ln25_reg_394   |    1   |
|     indvar_reg_375    |   32   |
|num_images_read_reg_382|   32   |
|     tmp_1_reg_388     |   30   |
|      tmp_reg_404      |   30   |
|    trunc_ln_reg_409   |   61   |
+-----------------------+--------+
|         Total         |   347  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_158  |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_170 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   130  ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   135  |   429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   347  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    3   |   482  |   438  |
+-----------+--------+--------+--------+--------+
