#
# entity: adder16
# description: 16 bit adder
# author: Timothy Duffy ( tim@timduffy.me )
#

library chdl.arithmetic
entity adder16

port clk = clock()
port reset = reset()
port a = vector(15, 0)
port b = vector(15, 0)
port sum = vector(15, 0)

proc adder = sync(clk, reset):
    reset:
        sum = 0

    sum = a + b