$date
	Thu Dec 12 17:10:03 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench_comb $end
$var wire 4 ! p_Y [3:0] $end
$var reg 1 " p_A $end
$var reg 1 # p_B $end
$var reg 1 $ p_C $end
$var reg 1 % p_D $end
$var reg 4 & temp [3:0] $end
$scope module c1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ' Y $end
$var wire 1 ( u1 $end
$var wire 1 ) u2 $end
$var wire 1 * u3 $end
$var wire 1 + u4 $end
$upscope $end
$scope module c2 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 , Y $end
$var wire 1 - u1 $end
$var wire 1 . u2 $end
$var wire 1 / u3 $end
$var wire 1 0 u4 $end
$upscope $end
$scope module c3 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var reg 1 1 Y $end
$var reg 1 2 u1 $end
$var reg 1 3 u2 $end
$var reg 1 4 u3 $end
$var reg 1 5 u4 $end
$upscope $end
$scope module c4 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 6 Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
13
12
01
00
0/
1.
1-
0,
0+
0*
1)
1(
0'
b0 &
0%
0$
0#
0"
b0 !
$end
#10
0)
0.
0(
1*
0-
1/
03
14
02
1%
b1 &
#20
1)
1.
1(
0*
1-
0/
13
04
12
1$
0%
b10 &
#30
0)
0.
0(
1*
0-
1/
03
14
02
1%
b11 &
#40
1)
1.
1(
0*
1-
0/
13
04
12
1#
0$
0%
b100 &
#50
0)
0.
0(
1*
0-
1/
03
14
02
1%
b101 &
#60
1,
1'
1)
10
1.
1+
16
1(
0*
1-
0/
b1111 !
11
13
04
15
12
1$
0%
b110 &
#70
0'
0,
0+
0)
00
0.
0(
1*
0-
1/
01
03
14
05
02
b0 !
06
1%
b111 &
#80
1(
1-
12
1"
0#
0$
0%
b1000 &
#90
0(
0-
02
1%
b1001 &
#100
1(
1-
12
1$
0%
b1010 &
#110
0(
0-
02
1%
b1011 &
#120
1(
1-
12
1#
0$
0%
b1100 &
#130
0(
0-
02
1%
b1101 &
#140
10
1+
1(
1-
15
12
1$
0%
b1110 &
#150
0+
00
0(
0-
05
02
1%
b1111 &
#160
