Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,4831
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00012064249312970787
power__switching__total,0.000020729918105644174
power__leakage__total,0.0000035443897559161996
power__total,0.00014491680485662073
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2535699499922229
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25273422958680053
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.125581909537027
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.069748542249371
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125582
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.309820
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25507321976565633
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2541853743877536
timing__hold__ws__corner:nom_slow_1p08V_125C,0.642138249637873
timing__setup__ws__corner:nom_slow_1p08V_125C,14.115073953623096
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.642138
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.691267
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.254103578704101
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25326147451610653
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31511705248213123
timing__setup__ws__corner:nom_typ_1p20V_25C,14.731260184214872
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.315117
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.089769
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2535699499922229
clock__skew__worst_setup,0.25273422958680053
timing__hold__ws,0.125581909537027
timing__setup__ws,14.115073953623096
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125582
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.691267
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,196
design__instance__area__stdcell,3512.68
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0584382
design__instance__utilization__stdcell,0.0584382
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,17
design__instance__area__class:inverter,94.3488
design__instance__count__class:sequential_cell,28
design__instance__area__class:sequential_cell,1389.83
design__instance__count__class:multi_input_combinational_cell,77
design__instance__area__class:multi_input_combinational_cell,830.995
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,62
design__instance__area__class:timing_repair_buffer,1028.76
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5474.18
design__violations,0
design__instance__count__class:clock_buffer,8
design__instance__area__class:clock_buffer,139.709
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,49
global_route__vias,1127
global_route__wirelength,7906
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,212
route__net__special,2
route__drc_errors__iter:0,47
route__wirelength__iter:0,5613
route__drc_errors__iter:1,10
route__wirelength__iter:1,5596
route__drc_errors__iter:2,5
route__wirelength__iter:2,5565
route__drc_errors__iter:3,0
route__wirelength__iter:3,5566
route__drc_errors,0
route__wirelength,5566
route__vias,1024
route__vias__singlecut,1024
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,190.83
design__instance__count__class:fill_cell,4635
design__instance__area__class:fill_cell,56596.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000095708
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000850086
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000114059
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000850086
design_powergrid__voltage__worst,0.0000850086
design_powergrid__voltage__worst__net:VPWR,1.1999
design_powergrid__drop__worst,0.000095708
design_powergrid__drop__worst__net:VPWR,0.000095708
design_powergrid__voltage__worst__net:VGND,0.0000850086
design_powergrid__drop__worst__net:VGND,0.0000850086
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001209999999999999934657303468643618771238834597170352935791015625
ir__drop__worst,0.00009569999999999999513999870970337724429555237293243408203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
