<html>
<head><meta charset="utf-8"><title>wasmtime / PR #6954 riscv64: Forbid mask/dst overlaps for... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html">wasmtime / PR #6954 riscv64: Forbid mask/dst overlaps for...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="388672852"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388672852" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388672852">(Sep 02 2023 at 09:40)</a>:</h4>
<p>afonso360 opened <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a> from <code>afonso360:riscv-fix-vmergevvm</code> to <code>bytecodealliance:main</code>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is the first fuzz bug for RISC-V from fuzzgen! It took 80 core-hours to find on QEMU.</p>
<p>The example code below produces the following instruction somewhere in the middle:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">vmerge</span><span class="p">.</span><span class="n">vvm</span><span class="w"> </span><span class="n">v0</span><span class="p">,</span><span class="n">v31</span><span class="p">,</span><span class="n">v3</span><span class="p">,</span><span class="n">v0</span><span class="p">.</span><span class="n">t</span><span class="w"> </span>#<span class="n">avl</span><span class="o">=</span><span class="mi">2</span><span class="p">,</span><span class="w"> </span>#<span class="n">vtype</span><span class="o">=</span><span class="p">(</span><span class="n">e64</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">ta</span><span class="p">,</span><span class="w"> </span><span class="n">ma</span><span class="p">)</span>
</code></pre></div>
<p>This is a masked operation that writes the results to the mask register. Apparently this is illegal in pretty much all opcodes except a handful (see <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#53-vector-masking">§ 5.3 Vector Masking</a>).</p>
<p>We already have a mechanism to deal with instructions that can't write to one of their source operands, so the fix here is to also apply that to these masked instructions. I tried to look for a way to encode these constraints separately but gave up and decided that it isn't that big a deal to forbid all overlaps, even if we could just forbid the mask/dst overlap.</p>
<p>I've added a trait to organize overlapping information for opcodes, it Isn't strictly necessary but it gives me a nice centralized location to describe all the overlapping constraints (and how to merge them!).</p>
</blockquote>



<a name="388672854"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388672854" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388672854">(Sep 02 2023 at 09:40)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/fitzgen">fitzgen</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>.</p>



<a name="388672856"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388672856" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388672856">(Sep 02 2023 at 09:40)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/orgs/bytecodealliance/teams/wasmtime-compiler-reviewers">wasmtime-compiler-reviewers</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>.</p>



<a name="388672991"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388672991" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388672991">(Sep 02 2023 at 09:42)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is the first fuzz bug for RISC-V from fuzzgen! It took 80 core-hours to find on QEMU.</p>
<p>The example code below produces the following instruction somewhere in the middle:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">vmerge</span><span class="p">.</span><span class="n">vvm</span><span class="w"> </span><span class="n">v0</span><span class="p">,</span><span class="w"> </span><span class="n">v31</span><span class="p">,</span><span class="w"> </span><span class="n">v3</span><span class="p">,</span><span class="w"> </span><span class="n">v0</span><span class="p">.</span><span class="n">t</span><span class="w"> </span>#<span class="n">avl</span><span class="o">=</span><span class="mi">2</span><span class="p">,</span><span class="w"> </span>#<span class="n">vtype</span><span class="o">=</span><span class="p">(</span><span class="n">e64</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">ta</span><span class="p">,</span><span class="w"> </span><span class="n">ma</span><span class="p">)</span>
</code></pre></div>
<p>This is a masked operation that writes the results to the mask register. Apparently this is illegal in pretty much all opcodes except a handful (see <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#53-vector-masking">§ 5.3 Vector Masking</a>).</p>
<p>We already have a mechanism to deal with instructions that can't write to one of their source operands, so the fix here is to also apply that to these masked instructions. I tried to look for a way to encode these constraints separately but gave up and decided that it isn't that big a deal to forbid all overlaps, even if we could just forbid the mask/dst overlap.</p>
<p>I've added a trait to organize overlapping information for opcodes, it Isn't strictly necessary but it gives me a nice centralized location to describe all the overlapping constraints (and how to merge them!).</p>
</blockquote>



<a name="388673139"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388673139" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388673139">(Sep 02 2023 at 09:44)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is the first fuzz bug for RISC-V from fuzzgen! It took 80 core-hours to find on QEMU.</p>
<p>The example code below produces the following instruction somewhere in the middle:</p>
<div class="codehilite" data-code-language="Rust"><pre><span></span><code><span class="n">vmerge</span><span class="p">.</span><span class="n">vvm</span><span class="w"> </span><span class="n">v0</span><span class="p">,</span><span class="w"> </span><span class="n">v31</span><span class="p">,</span><span class="w"> </span><span class="n">v3</span><span class="p">,</span><span class="w"> </span><span class="n">v0</span><span class="p">.</span><span class="n">t</span><span class="w"> </span>#<span class="n">avl</span><span class="o">=</span><span class="mi">2</span><span class="p">,</span><span class="w"> </span>#<span class="n">vtype</span><span class="o">=</span><span class="p">(</span><span class="n">e64</span><span class="p">,</span><span class="w"> </span><span class="n">m1</span><span class="p">,</span><span class="w"> </span><span class="n">ta</span><span class="p">,</span><span class="w"> </span><span class="n">ma</span><span class="p">)</span>
</code></pre></div>
<p>This is a masked operation that writes the results to the mask register. Apparently this is illegal in pretty much all opcodes except for a handful (see <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#53-vector-masking">§ 5.3 Vector Masking</a>).</p>
<p>We already have a mechanism to deal with instructions that can't write to one of their source operands, so the fix here is to also apply that to these masked instructions. I tried to look for a way to encode these constraints separately but gave up and decided that it isn't that big a deal to forbid all overlaps, even if we could just forbid the mask/dst overlap.</p>
<p>I've added a trait to organize overlapping information for opcodes, it Isn't strictly necessary but it gives me a nice centralized location to describe all the overlapping constraints (and how to merge them!).</p>
</blockquote>



<a name="388673338"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388673338" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388673338">(Sep 02 2023 at 09:46)</a>:</h4>
<p>afonso360 updated <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>.</p>



<a name="388675404"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/388675404" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#388675404">(Sep 02 2023 at 10:07)</a>:</h4>
<p>afonso360 updated <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>.</p>



<a name="389384139"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/389384139" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#389384139">(Sep 06 2023 at 10:13)</a>:</h4>
<p>afonso360 updated <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>.</p>



<a name="389445113"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/389445113" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#389445113">(Sep 06 2023 at 14:50)</a>:</h4>
<p>alexcrichton submitted <a href="https://github.com/bytecodealliance/wasmtime/pull/6954#pullrequestreview-1613544910">PR review</a>.</p>



<a name="389456551"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236954%20riscv64%3A%20Forbid%20mask/dst%20overlaps%20for.../near/389456551" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236954.20riscv64.3A.20Forbid.20mask.2Fdst.20overlaps.20for.2E.2E.2E.html#389456551">(Sep 06 2023 at 15:34)</a>:</h4>
<p>alexcrichton merged <a href="https://github.com/bytecodealliance/wasmtime/pull/6954">PR #6954</a>.</p>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>