
*** Running vivado
    with args -log design_1_axis_subset_converter_3_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_3_1.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axis_subset_converter_3_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.156 ; gain = 159.676
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Santiago/OneDrive/Escritorio/ov5640_spipeline_800x600/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_3_1
Command: synth_design -top design_1_axis_subset_converter_3_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.543 ; gain = 409.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/synth/design_1_axis_subset_converter_3_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/top_design_1_axis_subset_converter_3_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_28_core' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/d78a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_28_core' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ipshared/d78a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tdata_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tdata_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tuser_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tuser_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tid_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tid_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tdest_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tdest_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tstrb_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tstrb_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tkeep_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tkeep_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_design_1_axis_subset_converter_3_1' [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tlast_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/tlast_design_1_axis_subset_converter_3_1.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/hdl/top_design_1_axis_subset_converter_3_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_3_1' (0#1) [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/synth/design_1_axis_subset_converter_3_1.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tstrb_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tdest_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tid_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tuser_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tdata_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tdata_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tdata_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tdata_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tdata_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tdata_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module axis_subset_converter_v1_1_28_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module axis_subset_converter_v1_1_28_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module axis_subset_converter_v1_1_28_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.703 ; gain = 507.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.602 ; gain = 525.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.602 ; gain = 525.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2363.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/design_1_axis_subset_converter_3_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_3_1/design_1_axis_subset_converter_3_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.runs/design_1_axis_subset_converter_3_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.runs/design_1_axis_subset_converter_3_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2391.473 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.runs/design_1_axis_subset_converter_3_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk in module top_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module top_design_1_axis_subset_converter_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module top_design_1_axis_subset_converter_3_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2391.473 ; gain = 553.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2391.473 ; gain = 525.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2391.473 ; gain = 553.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4885a06e
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2391.473 ; gain = 958.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.runs/design_1_axis_subset_converter_3_1_synth_1/design_1_axis_subset_converter_3_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_subset_converter_3_1, cache-ID = b9d71be8f24ecd2a
INFO: [Common 17-1381] The checkpoint 'C:/Users/Santiago/OneDrive/Escritorio/ov5640_sv_ed_800x600_v1/ov5640_sv_ed.runs/design_1_axis_subset_converter_3_1_synth_1/design_1_axis_subset_converter_3_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_subset_converter_3_1_utilization_synth.rpt -pb design_1_axis_subset_converter_3_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 20:42:21 2025...
