INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/debounce_one_shot.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_one_shot
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/OTTER_Wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-8426] non-net output port 'CSR_MEPC' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv:49]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MTVEC' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv:50]
WARNING: [VRFC 10-8426] non-net output port 'CSR_MIE' cannot be initialized at declaration in SystemVerilog mode [C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sources_1/imports/Downloads/CSR_v1_02.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/simCuDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simCuDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/testReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/testPC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testPC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/imports/Downloads/simTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/justf/Documents/OTTER_INT/OTTER_INT.srcs/sim_1/new/OTTER_SIM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_SIM
