Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Wed Jan 13 05:58:22 2021

2679 signals are not completely routed.

WARNING:ParHelpers:360 - Design is not completely routed.

   GLOBAL_LOGIC0
   Rst_pin_IBUF
   microblaze_0/N133
   microblaze_0/N144
   microblaze_0/N174
   microblaze_0/N175
   microblaze_0/N193
   microblaze_0/N219
   microblaze_0/N228
   microblaze_0/N251
   microblaze_0/N272
   microblaze_0/N291
   microblaze_0/N317
   microblaze_0/Trace_Reg_Write
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/N15
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/N17
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/N7
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_byte_selects<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_reverse_byteorder
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Rst
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_or0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<33>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<34>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD<35>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD_plus_BC_I<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_AD_plus_BC_I<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BC<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BC<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BC<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BC<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BC<32>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BC<33>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/mem_prod_BD<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/wb_prod_BD<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/wb_prod_BD<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/wb_prod_BD<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/wb_prod_BD<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/wb_prod_BD_plus_AD_plus_BC<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/wb_prod_BD_plus_AD_plus_BC<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N105
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N109
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N113
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N119
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N123
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N129
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N141
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N145
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N149
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N161
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N183
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N191
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N195
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N217
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N227
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N235
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N247
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N269
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N309
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N317
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N321
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N327
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N345
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N355
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N37
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N39
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N47
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N79
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N81
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N83
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N85
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N89
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N91
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/N93
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<11>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<13>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<11>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<13>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<13>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000<13>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op2_mux0000<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/N8
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/mask_0_15
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_logic_result<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sext_shift_logic_result<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_0_15
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/sign_16_23
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1/WB_Fwd_I113
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1/WB_Fwd_I1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<10>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<12>1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<12>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<13>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<13>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<14>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<15>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<22>8
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<24>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<27>37
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<28>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<28>46
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<29>117
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<29>13
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<29>143
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>127
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>13
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>179
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<30>90
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<31>13
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<3>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<4>14
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<5>1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op1<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<11>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/gpr_op3<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<21>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000816
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/wb_steered_read_data<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_ALU_Op<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CLZ_Instr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_CMP_Op<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Logic_Sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Pattern_Cmp_Sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_BYTE_Instr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_SWAP_Instr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sext_Op<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Shift_Op<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Sign_Extend_Sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Unsigned_Op<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access_not0001
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N18
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/N23
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/OF_Op1_Sel_1_or00001
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/OF_Op1_Sel_1_or000011
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/OF_Op2_Sel_1_and0001
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/srl16<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/srl16<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/srl16<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/N0
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/if_predecode<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_not0001
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<37>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<39>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<41>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<42>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/srl16<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_MSR_clear_decode
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_bt_hit_hold_0_or0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_byte_access_i_cmb
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_clear_MSR_BIP_instr_s
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_0_mux000018
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_0_mux000076
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_gpr_write_cmp_eq0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_div_instr_I<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_is_swx_instr_s
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_alu_carry_0_and0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_load_shift_carry<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_mbar_stall
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_move_to_MSR_instr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_opcode<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_sel_alu_i<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_set_bip<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0_not0001
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_which_branch<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_buffer_full
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pre_buffer_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force2
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_Val1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_Val1_or0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_doublet_access<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_gpr_write_addr<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_is_msr_instr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_instr<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_op1_sel_spr_i_0_cmp_eq0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op1_conflict
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op1_conflict_0_and000040
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_mem_write_op1_conflict_0_and000040
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_mem_write_op2_conflict
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_wb_write_op1_conflict_0_cmp_eq0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_use_op2_0_or0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_2
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4_1
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.No_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I/O
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/DPLB_M_request_or0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Data_Strobe
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<11>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<18>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<25>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/mem_access_completed
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<20>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<24>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<31>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_Data<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MSR_Load_Shift_C
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_MTS_MSR
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<11>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<22>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<27>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<28>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<29>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_alu_result<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_byte_access
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ex_doublet_access
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_addr<16>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_addr<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_addr<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/ib_addr_strobe
   microblaze_0/microblaze_0/MicroBlaze_Core_I/mem_MSR<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op1_rd_addr<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op2_rd_addr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op2_rd_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op2_rd_addr<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op2_rd_addr<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op2_rd_addr<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<2>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<10>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<12>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<13>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<14>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<15>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<7>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_imm_data<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op1_sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op1_sel<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op1_sel_spr
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op1_sel_spr_pc
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op2_sel_imm
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op3_sel<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_op3_sel<1>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<0>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<17>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<19>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<23>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<26>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<30>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<3>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<4>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<5>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<6>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<8>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_pc<9>
   microblaze_0/microblaze_0/MicroBlaze_Core_I/of_write_imm_reg
   microblaze_0/microblaze_0/MicroBlaze_Core_I/wb_databus_read_data<28>
   pantalla_0/N1049
   pantalla_0/N11
   pantalla_0/N1231
   pantalla_0/N1237
   pantalla_0/N1239
   pantalla_0/N1241
   pantalla_0/N1243
   pantalla_0/N1249
   pantalla_0/N1259
   pantalla_0/N1323
   pantalla_0/N1337
   pantalla_0/N1341
   pantalla_0/N1351
   pantalla_0/N1553
   pantalla_0/N1557
   pantalla_0/N159
   pantalla_0/N1681
   pantalla_0/N171
   pantalla_0/N1811
   pantalla_0/N1837
   pantalla_0/N1841
   pantalla_0/N190
   pantalla_0/N1921
   pantalla_0/N194
   pantalla_0/N196
   pantalla_0/N198
   pantalla_0/N200
   pantalla_0/N2003
   pantalla_0/N202
   pantalla_0/N208
   pantalla_0/N214
   pantalla_0/N2149
   pantalla_0/N2191
   pantalla_0/N2199
   pantalla_0/N220
   pantalla_0/N2287
   pantalla_0/N230
   pantalla_0/N2303
   pantalla_0/N2331
   pantalla_0/N238
   pantalla_0/N2439
   pantalla_0/N2451
   pantalla_0/N268
   pantalla_0/N276
   pantalla_0/N2833
   pantalla_0/N2841
   pantalla_0/N3
   pantalla_0/N3277
   pantalla_0/N3381
   pantalla_0/N3445
   pantalla_0/N3501
   pantalla_0/N3659
   pantalla_0/N3665
   pantalla_0/N3675
   pantalla_0/N3681
   pantalla_0/N3687
   pantalla_0/N3713
   pantalla_0/N3771
   pantalla_0/N3773
   pantalla_0/N3775
   pantalla_0/N3943
   pantalla_0/N3965
   pantalla_0/N3997
   pantalla_0/N520
   pantalla_0/N655
   pantalla_0/N923
   pantalla_0/N925
   pantalla_0/N939
   pantalla_0/N961
   pantalla_0/N965
   pantalla_0/N967
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/N01
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h<1>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0<1>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h1<2>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h1_2_or0000
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<2>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<5>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<0>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<1>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<2>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/decode_s_h_cs
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg<14>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg<23>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg<6>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<0>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<11>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<14>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<15>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<16>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<1>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<21>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<25>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<27>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<28>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<29>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<2>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<30>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<4>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<6>
   pantalla_0/pantalla_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<7>
   pantalla_0/pantalla_0/USER_LOGIC_I/currentStateLectura<0>
   pantalla_0/pantalla_0/USER_LOGIC_I/currentStateLectura_0_1
   pantalla_0/pantalla_0/USER_LOGIC_I/currentStateLectura_0_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_6_f8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f811
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f816
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f817
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f84
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f86
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_7_f88
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0000_8_f82
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0001_6_f86
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0001_7_f810
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0001_7_f83
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux__varindex0001_8_f86
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_6_f86
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_6_f87
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_6_f88
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_7_f816
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_7_f87
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_8_f85
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_8_f87
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0005_8_f88
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_6_f83
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_6_f86
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_6_f88
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f71
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f711
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f713
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f717
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f77
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f79
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_7_f86
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_8_f8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/Mmux_color_siguiente_mux0006_8_f82
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N01
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N10
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1010
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1041
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N111
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1110
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1131
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1141
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1151
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1161
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1171
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1181
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1191
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1201
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1210
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1211
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N13
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N14
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N15
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1510
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N1710
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N176
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N177
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N200
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N201
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N220
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N223
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N224
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N225
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N226
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N229
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N231
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N233
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N234
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N235
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N238
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N239
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N240
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N241
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N242
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N243
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N244
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N245
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N246
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N247
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N248
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N249
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N251
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N27
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N29
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N30
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N301
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N308
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N309
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N31
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N310
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N314
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N315
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N32
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N325
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N33
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N330
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N333
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N337
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N34
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N345
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N35
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N351
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N352
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N356
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N37
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N38
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N385
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N386
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N387
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N39
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N390
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N391
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N392
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N393
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N394
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N395
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N396
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N397
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N40
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N404
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N406
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N407
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N409
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N41
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N411
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N412
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N413
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N414
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N415
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N416
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N417
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N418
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N419
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N420
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N421
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N426
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N43
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N432
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N434
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N436
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N437
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N44
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N441
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N443
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N444
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N446
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N447
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N456
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N470
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N472
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N474
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N476
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N478
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N480
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N481
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N482
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N483
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N486
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N487
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N491
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N499
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N526
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N527
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N528
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N529
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N534
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N538
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N553
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N554
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N555
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N556
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N557
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N558
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N559
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N560
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N561
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N562
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N563
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N564
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N565
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N566
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N567
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N568
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N569
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N570
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N573
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N574
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N575
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N581
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N582
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N583
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N584
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N585
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N586
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N587
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N593
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N594
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N595
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N596
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N597
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N598
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N599
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N600
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N601
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N602
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N603
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N604
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N605
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N606
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N607
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N608
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N609
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N610
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N612
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N613
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N614
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N615
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N616
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N618
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N620
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N621
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N622
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N623
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N624
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N625
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N628
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N630
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N631
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N632
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N633
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N634
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N636
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N637
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N638
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N639
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N640
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N641
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N642
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N643
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N644
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N645
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N646
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N647
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N648
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N649
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N651
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N652
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N653
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N654
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N655
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N656
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N657
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N659
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N660
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N661
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N662
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N663
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N664
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N665
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N667
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N668
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N672
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N673
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N674
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N676
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N679
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N680
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N682
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N683
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N684
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N685
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N686
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N690
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N692
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N694
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N695
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N697
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N699
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N700
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N704
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N705
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N708
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N709
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N714
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N717
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N718
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N720
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N722
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N723
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N727
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N737
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N738
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N742
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N745
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N746
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N748
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N749
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N751
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N753
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N758
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N762
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N766
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N770
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N774
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N776
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N778
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N781
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N782
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N784
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N786
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N792
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N799
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N800
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N801
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N802
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N803
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N805
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N806
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N809
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N812
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N813
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N815
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N816
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N817
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N819
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N821
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N824
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N831
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N841
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N851
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N881
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N9
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N901
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/N910
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_mux0000<0>2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_mux0000<0>423
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_mux0000<7>2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_0_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_mux0000<0>138
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_mux0000<0>71
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_mux0000<0>71_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_mux0000<0>81
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_100_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_mux0000<0>725
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_101_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_mux0000<3>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_102_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_103_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_104_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_and0004
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_cmp_eq0000
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_cmp_eq0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_cmp_eq0004
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_cmp_eq0005
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_cmp_eq0006
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_cmp_eq0007
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_mux0000<6>18_SW0/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_mux0000<7>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_105_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_106_mux0000<3>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_mux0000<6>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_mux0000<7>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_107_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_108_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_mux0000<3>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_109_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<0>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<0>522
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<0>545
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<0>567
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<1>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<2>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<3>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<4>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<5>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<6>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<7>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_mux0000<8>5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_10_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_and0004
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_mux0000<4>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_110_mux0000<6>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_and0015
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_and0016
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_cmp_eq0000
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_cmp_eq0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_111_or0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_112_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_mux0000<4>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_113_mux0000<7>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_mux0000<0>486
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_mux0000<1>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_mux0000<6>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_114_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_mux0000<1>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_mux0000<2>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_mux0000<4>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_mux0000<5>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_mux0000<8>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_115_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_mux0000<5>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_mux0000<6>23
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_116_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_mux0000<0>343
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_117_mux0000<0>363
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_mux0000<5>24
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_118_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_mux0000<7>2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_119_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_mux0000<0>21
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_11_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_mux0000<3>37_SW0/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_120_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_mux0000<0>351
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_mux0000<1>2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_121_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_mux0000<0>422
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_122_mux0000<1>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_mux0000<6>7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_123_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_mux0000<0>428
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_mux0000<5>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_mux0000<6>23
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_124_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_mux0000<5>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_125_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_126_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_mux0000<0>42
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_127_or0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_mux0000<0>428
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_mux0000<6>20
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_12_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_mux0000<0>36
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_13_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_14_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_mux0000<1>4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_15_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_16_mux0000<8>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_mux0000<2>24
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_mux0000<3>24
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_mux0000<8>24
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_17_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_18_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_mux0000<0>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_mux0000<2>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_mux0000<2>24
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_mux0000<5>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_19_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_mux0000<0>332
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_mux0000<0>355/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_1_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_20_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_20_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_20_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_20_and0004
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_20_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_mux0000<0>246
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_21_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_mux0000<0>225/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_mux0000<0>252
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_mux0000<8>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_22_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_mux0000<8>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_23_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_24_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_mux0000<7>18_SW0/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_25_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_26_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_26_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_26_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_26_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_26_mux0000<0>252
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_26_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_mux0000<3>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_mux0000<4>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_27_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_mux0000<4>15
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_28_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_mux0000<2>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_mux0000<3>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_mux0000<5>24
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_mux0000<7>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_29_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_mux0000<0>486
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_mux0000<4>20/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_mux0000<7>20
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_2_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_30_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_30_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_30_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_30_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_30_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_30_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_mux0000<0>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_mux0000<1>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_mux0000<4>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_31_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_mux0000<3>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_mux0000<5>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_32_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_33_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_33_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_33_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_33_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_33_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_33_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_34_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_34_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_34_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_34_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_34_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_34_mux0000<5>12/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_35_mux0000<5>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_mux0000<2>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_mux0000<3>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_36_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_37_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_37_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_37_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_37_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_37_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_38_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_39_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_mux0000<0>36
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_mux0000<8>13
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_3_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_40_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_40_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_40_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_40_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_40_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_40_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_mux0000<0>18_SW0/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_41_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_42_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_43_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_44_mux0000<0>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_mux0000<3>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_45_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_46_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_46_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_46_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_47_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_47_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_47_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_47_mux0000<6>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_47_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_mux0000<0>436
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_48_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_49_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_49_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_49_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_49_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_49_mux0000<0>27
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_mux0000<0>485
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_mux0000<4>20
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_4_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_50_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_50_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_50_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_mux0000<0>246
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_mux0000<0>266
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_51_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_mux0000<0>253
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_52_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_53_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_53_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_53_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_53_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_54_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_55_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_55_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_55_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_55_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_55_mux0000<0>246
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_55_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_56_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_56_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_56_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_56_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_56_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_56_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_57_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_58_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_mux0000<2>8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_59_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_mux0000<0>363
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_5_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_60_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_60_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_60_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_60_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_60_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_60_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_61_mux0000<0>27
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_62_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_62_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_62_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_62_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_63_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_63_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_63_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_63_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_63_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_63_mux0000<0>158
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_64_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_64_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_64_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_64_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_64_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_65_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_65_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_65_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_65_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_65_mux0000<0>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_66_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_66_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_66_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0004
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0005
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq000511
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq00051_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0006
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq00061
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0007
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_cmp_eq0008
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_or0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_67_or0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_68_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_68_mux0000<0>265
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_68_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_69_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_69_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_69_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_69_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_mux0000<0>441/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_mux0000<0>467
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_mux0000<4>19
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_mux0000<6>19
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_6_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_70_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_70_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_70_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_70_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_71_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_71_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_71_mux0000<6>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_cmp_eq0000
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_cmp_eq0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_mux0000<0>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_72_or0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_73_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_73_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_73_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_73_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_73_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_73_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_74_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_74_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_74_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_74_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_74_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_74_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_75_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_75_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_75_mux0000<7>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_75_mux0000<7>8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_75_mux0000<8>8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_76_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_76_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_76_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_76_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_77_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_77_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_77_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_77_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_77_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_mux0000<5>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_78_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_79_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_79_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_79_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_79_mux0000<0>268
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_mux0000<6>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_7_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_80_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_80_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_80_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_80_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_80_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_80_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_81_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_81_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_81_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_81_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_81_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_81_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_mux0000<1>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_82_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_83_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_84_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_85_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_86_and0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_mux0000<2>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_87_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_and0002
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_mux0000<4>16
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_88_mux0000<7>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_89_mux0000<0>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_8_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_mux0000<0>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_mux0000<3>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_90_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_91_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_91_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_91_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_91_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_91_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_92_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_92_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_92_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_92_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_92_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_mux0000<0>22
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_mux0000<4>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_93_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_94_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_94_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_94_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_94_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_94_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_cmp_eq0000
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_cmp_eq0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_mux0000<0>246
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_mux0000<0>266
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_mux0000<0>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_mux0000<1>6_SW0/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_mux0000<2>15
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_mux0000<7>15
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_95_or0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_mux0000<0>28
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_mux0000<0>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_mux0000<3>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_96_mux0000<8>0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_97_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_and0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_mux0000<0>240
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_mux0000<1>15
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_mux0000<2>15
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_mux0000<7>6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_98_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_0
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_99_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_mux0000<6>12
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/RAM_9_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/_varindex0001<8>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<0>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<1>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<2>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<3>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<4>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<5>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover<6>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_0_0_not0000
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_0_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_0_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_0_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_0_4
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_1_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_1_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_1_5
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_1_6
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_1_7
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_2_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_2_3
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_4_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_4_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_5_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_5_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_6_1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/casilla_a_mover_6_2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<0>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<1>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<2>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<3>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<4>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<5>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<6>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<7>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_a_mover<8>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<0>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<1>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<2>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<3>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<4>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<5>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<6>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<7>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente<8>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0000
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0003
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0004
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0005
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0006
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0007
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0008
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0009
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0010
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0011
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0012
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0013
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0014
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0015
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0016
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0017
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0018
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0019
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0020
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0021
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0022
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0024
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0025
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0027
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0028
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0029
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0030
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0031
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0032
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0033
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0034
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0035
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0036
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0037
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0038
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0039
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0040
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0041
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0042
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0043
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0044
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0045
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0046
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0047
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0048
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0049
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0050
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0051
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0052
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0053
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0054
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0055
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0056
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0057
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0058
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0059
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0060
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0061
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0062
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0063
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0065
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0067
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0068
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0069
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0070
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0071
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0072
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0073
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0074
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0075
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0077
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0079
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0081
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0083
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0084
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0086
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0088
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0090
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0093
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0095
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0097
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0100
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0101
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0102
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0103
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0104
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0105
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0106
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0107
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0109
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0111
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0112
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0113
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0114
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0115
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0116
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0117
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0118
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0119
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0120
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0121
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0122
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0123
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0124
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0125
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_cmp_eq0126
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>1239
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>1407
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>1602
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>1647
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>183
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>250
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>542
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>631
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>742
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>887
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>916
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>92
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>956
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<0>961
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>1369
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>1615
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>1620
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>250
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>445
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>512
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>586
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>60
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>742
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>877
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>887
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>911
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>956
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<1>973
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>1010
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>1469
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>148
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>1546
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>183
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>193
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>305
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>512
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>557
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>631
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>742
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>764
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>827
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>855
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>872
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>877
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>911
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>933
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<2>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>116
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>1330
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>1491
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>1514
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>1587
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>1620
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>166/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>178
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>183
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>260
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>278
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>418
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>525
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>613
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>682
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>872
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>887
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>956
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>961
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<3>973
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>1055
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>1340
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>1369
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>148
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>1602
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>1620
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>1647
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>183
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>193
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>305
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>344
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>435/O
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>665
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>687
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>742
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>8
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>832
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>855
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>877
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>911
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>92
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<4>961
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>1028
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>1443
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>1615
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>193
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>290
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>631
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>715
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>77
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>872
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>916
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<5>961
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>1257
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>1274
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>1369
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>1443
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>1587
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>250
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>260
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>273
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>329
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>344
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>413
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>430
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>512
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>682
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>855
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>911
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>956
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<6>961
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1239
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1353
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1491
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1531
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1602
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1637
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>1647
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>228
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>260
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>368
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>390
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>603
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>682
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>77
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>832
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>872
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>877
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>887
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>916
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>943
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<7>988
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>1183
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>1257
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>133
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>1358
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>138
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>1615
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>1647
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>178
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>183
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>344
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>480
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>512
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>598
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>827
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>872
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>887
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>928
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>933
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0004<8>961
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/color_siguiente_mux0005<6>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc0/aux1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc0/count<1>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc0/state_FSM_FFd1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc0/state_FSM_FFd2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc0/xDebFallingEdge1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc0/xSync
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc1/aux1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc1/count<1>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc1/state_FSM_FFd1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc1/state_FSM_FFd2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc1/xSync
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc2/aux1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc2/count<0>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc2/count<1>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc2/count_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc2/state_FSM_FFd1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc2/xSync
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/aux1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/count<0>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/count_not0001
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/state_FSM_FFd1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/state_FSM_FFd2
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/xDebFallingEdge1
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/denounc3/xSync
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt<3>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt<4>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt<5>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt<6>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt<7>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/push0_aux
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/push1_aux
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/push2_aux
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/push3_aux
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt<2>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt<4>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt<5>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt<6>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt<7>
   pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_4_1
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/Fifo_Reset_or0000
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/rd_access_error_or0000
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_read_ack_or0000
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/write_data_reg_0_not0001
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/write_data_reg_1_not0001
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/write_data_reg_2_not0001
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/write_req_trig
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_NORMAL_OCCUPANCY/sig_cnt_enable
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<9>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/count_clock_en
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<9>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/bkup_recover
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_empty_dly1
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_fifo_logic_reset
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_rd_addr<1>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_rd_addr<3>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_rd_addr<7>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_rd_addr<8>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_addr<4>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_addr<7>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_addr<8>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<16>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<18>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<24>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<27>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<2>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<31>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<5>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<6>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wr_data<7>
   pantalla_0/pantalla_0/WRPFIFO_TOP_I/sig_mem_wrreq
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<0>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<1>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<25>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<26>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<27>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<28>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<29>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<30>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<31>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<3>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<5>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<6>
   pantalla_0/pantalla_0/wff_WFIFO2IP_Data<7>
   plb_v46_0/PLB_SrdDAck
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg<0>
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecWr
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N311
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N35
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priWrEn
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i<0>
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i<1>
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i
   plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg
   plb_v46_0_M_ABus<12>
   plb_v46_0_M_ABus<19>
   plb_v46_0_M_ABus<28>
   plb_v46_0_M_ABus<50>
   plb_v46_0_M_ABus<56>
   plb_v46_0_M_ABus<57>
   plb_v46_0_M_ABus<6>
   plb_v46_0_M_ABus<9>
   plb_v46_0_M_BE<0>
   plb_v46_0_M_BE<1>
   plb_v46_0_M_RNW<0>
   plb_v46_0_M_wrDBus<11>
   plb_v46_0_M_wrDBus<12>
   plb_v46_0_M_wrDBus<14>
   plb_v46_0_M_wrDBus<17>
   plb_v46_0_M_wrDBus<20>
   plb_v46_0_M_wrDBus<21>
   plb_v46_0_M_wrDBus<22>
   plb_v46_0_M_wrDBus<24>
   plb_v46_0_M_wrDBus<25>
   plb_v46_0_M_wrDBus<3>
   plb_v46_0_M_wrDBus<6>
   plb_v46_0_M_wrDBus<9>
   plb_v46_0_PLB_ABus<0>
   plb_v46_0_PLB_ABus<11>
   plb_v46_0_PLB_ABus<13>
   plb_v46_0_PLB_ABus<14>
   plb_v46_0_PLB_ABus<15>
   plb_v46_0_PLB_ABus<17>
   plb_v46_0_PLB_ABus<18>
   plb_v46_0_PLB_ABus<19>
   plb_v46_0_PLB_ABus<1>
   plb_v46_0_PLB_ABus<21>
   plb_v46_0_PLB_ABus<22>
   plb_v46_0_PLB_ABus<23>
   plb_v46_0_PLB_ABus<24>
   plb_v46_0_PLB_ABus<26>
   plb_v46_0_PLB_ABus<27>
   plb_v46_0_PLB_ABus<28>
   plb_v46_0_PLB_ABus<29>
   plb_v46_0_PLB_ABus<31>
   plb_v46_0_PLB_ABus<3>
   plb_v46_0_PLB_ABus<4>
   plb_v46_0_PLB_ABus<5>
   plb_v46_0_PLB_ABus<6>
   plb_v46_0_PLB_ABus<7>
   plb_v46_0_PLB_ABus<8>
   plb_v46_0_PLB_ABus<9>
   plb_v46_0_PLB_BE<1>
   plb_v46_0_PLB_BE<2>
   plb_v46_0_PLB_BE<3>
   plb_v46_0_PLB_MRdDAck<0>
   plb_v46_0_PLB_MRdDBus<27>
   plb_v46_0_PLB_MRdDBus<30>
   plb_v46_0_PLB_MWrDAck<0>
   plb_v46_0_PLB_PAValid
   plb_v46_0_PLB_RNW
   plb_v46_0_PLB_wrDBus<12>
   plb_v46_0_PLB_wrDBus<16>
   plb_v46_0_PLB_wrDBus<19>
   plb_v46_0_PLB_wrDBus<1>
   plb_v46_0_PLB_wrDBus<20>
   plb_v46_0_PLB_wrDBus<22>
   plb_v46_0_PLB_wrDBus<24>
   plb_v46_0_PLB_wrDBus<25>
   plb_v46_0_PLB_wrDBus<29>
   plb_v46_0_PLB_wrDBus<31>
   plb_v46_0_PLB_wrDBus<3>
   plb_v46_0_PLB_wrDBus<4>
   plb_v46_0_PLB_wrDBus<6>
   plb_v46_0_SPLB_Rst<0>
   plb_v46_0_SPLB_Rst<1>
   plb_v46_0_SPLB_Rst<2>
   plb_v46_0_SPLB_Rst<3>
   plb_v46_0_Sl_addrAck<1>
   plb_v46_0_Sl_addrAck<2>
   plb_v46_0_Sl_addrAck<3>
   plb_v46_0_Sl_rdComp<0>
   plb_v46_0_Sl_rdDBus<101>
   plb_v46_0_Sl_rdDBus<13>
   plb_v46_0_Sl_rdDBus<15>
   plb_v46_0_Sl_rdDBus<18>
   plb_v46_0_Sl_rdDBus<1>
   plb_v46_0_Sl_rdDBus<30>
   plb_v46_0_Sl_rdDBus<58>
   plb_v46_0_Sl_rdDBus<59>
   plb_v46_0_Sl_rdDBus<60>
   plb_v46_0_Sl_rdDBus<62>
   plb_v46_0_Sl_rdDBus<63>
   plb_v46_0_Sl_rdDBus<7>
   plb_v46_0_Sl_wait<0>
   plb_v46_0_Sl_wrComp<1>
   plb_v46_0_Sl_wrComp<2>
   switches_GPIO_IO_T<0>
   switches_GPIO_IO_T<1>
   switches_GPIO_IO_T<2>
   switches_GPIO_IO_T<4>
   switches_GPIO_IO_T<5>
   switches_gpio/switches_gpio/Bus2IP_Data_i<1>
   switches_gpio/switches_gpio/Bus2IP_Data_i<2>
   switches_gpio/switches_gpio/Bus2IP_Data_i<3>
   switches_gpio/switches_gpio/Bus2IP_Data_i<4>
   switches_gpio/switches_gpio/Bus2IP_Data_i<7>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I/CS_wg_cy<7>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i<0>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h<0>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs<0>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<28>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<29>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<18>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<1>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<24>
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg
   switches_gpio/switches_gpio/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<26>
   switches_gpio/switches_gpio/gpio_core_1/GPIO_DBus_i<24>
   switches_gpio/switches_gpio/gpio_core_1/GPIO_DBus_i<29>
   switches_gpio/switches_gpio/gpio_core_1/GPIO_DBus_i<30>
   switches_gpio/switches_gpio/gpio_core_1/Read_Reg_Rst
   switches_gpio/switches_gpio/gpio_core_1/gpio_Data_In<2>
   switches_gpio/switches_gpio/gpio_core_1/gpio_Data_Out_0_not0001
   switches_gpio/switches_gpio/gpio_core_1/gpio_OE_0_not0001
   switches_gpio/switches_gpio/gpio_core_1/iGPIO_xferAck
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/bus2ip_be_i<0>
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_clear_sl_busy
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_do_cmd
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_ld_wr_dreg
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_mst_id_0_or0000
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_rd_dreg_or0000
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_set_sl_busy
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/sig_wr_dreg_or0000
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/sig_bus2ip_rdreq_dly1_or0000
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/sig_bus2ip_wrreq_dly1
   xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/sig_bus2ip_wrreq_dly1_or0000
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<17>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<18>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<19>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<20>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<21>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<22>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<23>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<24>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<25>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<26>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<27>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<28>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<29>
   xps_bram_if_cntlr_0_PORTA_BRAM_Din<11>
   xps_bram_if_cntlr_0_PORTA_BRAM_Din<14>
   xps_bram_if_cntlr_0_PORTA_BRAM_Din<16>
   xps_bram_if_cntlr_0_PORTA_BRAM_Din<25>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<11>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<18>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<19>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<21>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<24>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<27>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<3>
   xps_bram_if_cntlr_0_PORTA_BRAM_Dout<8>
   xps_bram_if_cntlr_0_PORTA_BRAM_EN
   xps_bram_if_cntlr_0_PORTA_BRAM_WEN<0>
   xps_bram_if_cntlr_0_PORTA_BRAM_WEN<1>
   xps_bram_if_cntlr_0_PORTA_BRAM_WEN<3>
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<0>
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<2>
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<14>
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg<22>
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<25>
   xps_uartlite_0/xps_uartlite_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/BAUD_RATE_I/count_not0001
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1_not0001
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/previous_rx
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_not0001
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/rx_Data<1>
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/rx_Overrun_Error
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/status_Reg<2>
   xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/status_Reg_1_or0000
   xps_uartlite_0/xps_uartlite_0/ip2bus_rdack
WARNING:ParHelpers:361 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   bram_block_0/BRAM_Din_B<0>
   bram_block_0/BRAM_Din_B<10>
   bram_block_0/BRAM_Din_B<11>
   bram_block_0/BRAM_Din_B<12>
   bram_block_0/BRAM_Din_B<13>
   bram_block_0/BRAM_Din_B<14>
   bram_block_0/BRAM_Din_B<15>
   bram_block_0/BRAM_Din_B<16>
   bram_block_0/BRAM_Din_B<17>
   bram_block_0/BRAM_Din_B<18>
   bram_block_0/BRAM_Din_B<19>
   bram_block_0/BRAM_Din_B<1>
   bram_block_0/BRAM_Din_B<20>
   bram_block_0/BRAM_Din_B<21>
   bram_block_0/BRAM_Din_B<22>
   bram_block_0/BRAM_Din_B<23>
   bram_block_0/BRAM_Din_B<24>
   bram_block_0/BRAM_Din_B<25>
   bram_block_0/BRAM_Din_B<26>
   bram_block_0/BRAM_Din_B<27>
   bram_block_0/BRAM_Din_B<28>
   bram_block_0/BRAM_Din_B<29>
   bram_block_0/BRAM_Din_B<2>
   bram_block_0/BRAM_Din_B<30>
   bram_block_0/BRAM_Din_B<31>
   bram_block_0/BRAM_Din_B<3>
   bram_block_0/BRAM_Din_B<4>
   bram_block_0/BRAM_Din_B<5>
   bram_block_0/BRAM_Din_B<6>
   bram_block_0/BRAM_Din_B<7>
   bram_block_0/BRAM_Din_B<8>
   bram_block_0/BRAM_Din_B<9>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8>
   xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9>


