// Seed: 1280339295
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6 = id_3 ? 1'b0 : 'b0;
  assign id_5 = 1 == 1;
  integer id_7 (
      .id_0(id_3),
      .id_1(id_5),
      .id_2(1'd0),
      .id_3(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
