#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 10 14:18:21 2019
# Process ID: 6876
# Current directory: /home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1
# Command line: vivado -log system_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_microblaze_0_0.tcl
# Log file: /home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.vds
# Journal file: /home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_microblaze_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eolmos/ece153a_lab1/lab_files_2019/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_microblaze_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6899 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1472.523 ; gain = 88.926 ; free physical = 140 ; free virtual = 1345
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 11 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 65536 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 11 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 65536 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 1 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:959]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (64#1) [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_En
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_En
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[255]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[254]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[253]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[252]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[251]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[250]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[249]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[248]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[247]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[246]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[245]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[244]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[243]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[242]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[241]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[240]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[239]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[238]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[237]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[236]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[235]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[234]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[233]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[232]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[231]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[230]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[229]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[228]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[227]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[226]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[225]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[224]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[223]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[222]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[221]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[220]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[219]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[218]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[217]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[216]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[215]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[214]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[213]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[212]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[211]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[210]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[209]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[208]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[207]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[206]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[205]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[204]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[203]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[202]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[201]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[200]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[199]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[198]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[197]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[196]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[195]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[194]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[193]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[192]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[191]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[190]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[189]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[188]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[187]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[186]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[185]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[184]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[183]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[182]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[181]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[180]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[179]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[178]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[177]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[176]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[175]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[174]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[173]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[172]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[171]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1692.273 ; gain = 308.676 ; free physical = 244 ; free virtual = 1263
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1692.273 ; gain = 308.676 ; free physical = 263 ; free virtual = 1284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1692.273 ; gain = 308.676 ; free physical = 263 ; free virtual = 1284
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 670 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eolmos/ece153a_lab1/ece153a_lab1.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.293 ; gain = 0.000 ; free physical = 127 ; free virtual = 967
Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1936.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 968
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 430 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 174 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.293 ; gain = 0.000 ; free physical = 122 ; free virtual = 968
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1936.293 ; gain = 0.000 ; free physical = 122 ; free virtual = 968
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1936.293 ; gain = 552.695 ; free physical = 248 ; free virtual = 1111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1936.293 ; gain = 552.695 ; free physical = 248 ; free virtual = 1112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1936.293 ; gain = 552.695 ; free physical = 249 ; free virtual = 1113
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Sext_Op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                             0000
        read_from_stream |                              010 |                             0010
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'one-hot' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1936.293 ; gain = 552.695 ; free physical = 217 ; free virtual = 1088
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 41    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 42    
	               30 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 373   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 11    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 247   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 147   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module cache_valid_bit_detect__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module comparator__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module vec_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Icache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 5     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module cachehit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 1     
Module vec_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module DCache_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cache_Interface_I1/w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Long_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_bt_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_info][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[tag_addr][0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_2.incoming_data_written_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Using_Perf_2.incoming_data_written_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/EX_Long_Shift_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Use_XX_Accesses.xx_wait_for_data_postponed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /block_bypass_read_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1 /second_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /read_exclusive_fail_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cacheline_cnt_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cacheline_cnt_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /update_idle_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteBack.DCache_wb_I1 /\Using_Perf_1.mem_DCache_WT_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /victim_hit_hold_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /stream_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2844]' (FDR) to 'U0/LOCKSTEP_Out_reg[2766]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2045]' (FDR) to 'U0/LOCKSTEP_Out_reg[1967]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_cache_state_reg[2]) is unused and will be removed from module Icache.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_cache_state_reg[1]) is unused and will be removed from module Icache.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_cache_state_reg[0]) is unused and will be removed from module Icache.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1936.293 ; gain = 552.695 ; free physical = 173 ; free virtual = 1064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1936.293 ; gain = 552.695 ; free physical = 136 ; free virtual = 924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1944.301 ; gain = 560.703 ; free physical = 125 ; free virtual = 913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 142 ; free virtual = 910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 142 ; free virtual = 910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 142 ; free virtual = 910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 143 ; free virtual = 911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 143 ; free virtual = 911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 143 ; free virtual = 911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 143 ; free virtual = 911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]                              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]                                | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.r_fifo_mem_reg[15]                  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.r_fifo_mem_reg[15]                  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 128    | 128        | 128    | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 22     | 22         | 22     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     2|
|2     |CARRY4    |     5|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    30|
|7     |LUT2      |   189|
|8     |LUT3      |   567|
|9     |LUT4      |   292|
|10    |LUT5      |   350|
|11    |LUT6      |   899|
|12    |LUT6_2    |    64|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   172|
|15    |MUXF7     |   113|
|16    |RAM32M    |    16|
|17    |RAMB36E1  |    35|
|18    |SRL16E    |   271|
|19    |SRLC16E   |     8|
|20    |XORCY     |    94|
|21    |FDCE      |   143|
|22    |FDE       |    32|
|23    |FDR       |    93|
|24    |FDRE      |  2014|
|25    |FDS       |     1|
|26    |FDSE      |   131|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                         |Module                                 |Cells |
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                              |                                       |  5525|
|2     |  U0                                                                             |MicroBlaze                             |  5525|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                        |  4908|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                         |  4893|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                          |  1287|
|6     |          ALU_I                                                                  |ALU                                    |   113|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_621                           |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12               |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                            |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_713                     |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_714                           |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_711                          |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_712                     |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_622                            |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_709                          |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_710                     |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_623                            |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_707                          |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_708                     |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_624                            |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_705                          |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_706                     |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_625                            |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_703                          |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_704                     |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_626                            |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_701                          |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_702                     |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_627                            |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_699                          |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_700                     |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_628                            |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_697                          |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_698                     |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_629                            |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_695                          |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_696                     |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_630                            |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_693                          |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_694                     |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_631                            |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_691                          |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_692                     |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_632                            |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_689                          |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_690                     |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_633                            |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_687                          |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_688                     |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_634                            |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_685                          |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_686                     |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_635                            |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_683                          |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_684                     |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_636                            |     5|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_681                          |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_682                     |     4|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_637                            |     4|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_679                          |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_680                     |     3|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_638                            |     4|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_677                          |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_678                     |     3|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_639                            |     4|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_675                          |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_676                     |     3|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_640                            |     5|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_673                          |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_674                     |     4|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_641                            |     4|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_671                          |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_672                     |     3|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_642                            |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_669                          |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_670                     |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_643                            |     4|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_667                          |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_668                     |     3|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_644                            |     4|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_665                          |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_666                     |     3|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_645                            |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_663                          |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_664                     |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_646                            |     6|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_661                          |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_662                     |     5|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_647                            |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_659                          |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_660                     |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_648                            |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_657                          |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_658                     |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_649                            |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_655                          |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_656                     |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_650                            |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_653                          |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_654                     |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_651                            |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                              |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_652                     |     2|
|107   |          Barrel_Shifter_I                                                       |Barrel_Shifter_gti                     |   221|
|108   |            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                   |MB_LUT6__parameterized20               |     1|
|109   |            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                  |MB_LUT6__parameterized20_590           |     2|
|110   |            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                  |MB_LUT6__parameterized20_591           |     2|
|111   |            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                  |MB_LUT6__parameterized20_592           |     2|
|112   |            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                  |MB_LUT6__parameterized20_593           |     2|
|113   |            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                  |MB_LUT6__parameterized20_594           |     2|
|114   |            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                  |MB_LUT6__parameterized20_595           |     2|
|115   |            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                  |MB_LUT6__parameterized20_596           |     2|
|116   |            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                  |MB_LUT6__parameterized20_597           |     2|
|117   |            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                  |MB_LUT6__parameterized20_598           |     2|
|118   |            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                  |MB_LUT6__parameterized20_599           |     2|
|119   |            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                   |MB_LUT6__parameterized20_600           |     2|
|120   |            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                  |MB_LUT6__parameterized20_601           |     2|
|121   |            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                  |MB_LUT6__parameterized20_602           |     2|
|122   |            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                  |MB_LUT6__parameterized20_603           |     2|
|123   |            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                  |MB_LUT6__parameterized20_604           |     2|
|124   |            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                  |MB_LUT6__parameterized20_605           |     1|
|125   |            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                  |MB_LUT6__parameterized20_606           |     2|
|126   |            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                  |MB_LUT6__parameterized20_607           |     1|
|127   |            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                  |MB_LUT6__parameterized20_608           |     2|
|128   |            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                  |MB_LUT6__parameterized20_609           |     1|
|129   |            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                  |MB_LUT6__parameterized20_610           |     1|
|130   |            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                   |MB_LUT6__parameterized20_611           |     2|
|131   |            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                  |MB_LUT6__parameterized20_612           |     1|
|132   |            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                  |MB_LUT6__parameterized20_613           |     2|
|133   |            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                   |MB_LUT6__parameterized20_614           |     2|
|134   |            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                   |MB_LUT6__parameterized20_615           |     2|
|135   |            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                   |MB_LUT6__parameterized20_616           |     2|
|136   |            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                   |MB_LUT6__parameterized20_617           |     2|
|137   |            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                   |MB_LUT6__parameterized20_618           |     2|
|138   |            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                   |MB_LUT6__parameterized20_619           |     2|
|139   |            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                   |MB_LUT6__parameterized20_620           |     2|
|140   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                |   190|
|141   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                        |    65|
|142   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_558                            |     1|
|143   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_559                            |     1|
|144   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_560                            |     1|
|145   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_561                            |     1|
|146   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_562                            |     1|
|147   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_563                            |     1|
|148   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_564                            |     1|
|149   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_565                            |     1|
|150   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_566                            |     1|
|151   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_567                            |     1|
|152   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_568                            |     1|
|153   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_569                            |     1|
|154   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_570                            |     1|
|155   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_571                            |     1|
|156   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_572                            |     1|
|157   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_573                            |     1|
|158   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_574                            |     1|
|159   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_575                            |     1|
|160   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_576                            |     1|
|161   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_577                            |     1|
|162   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_578                            |     1|
|163   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_579                            |     1|
|164   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_580                            |     1|
|165   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_581                            |     1|
|166   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_582                            |     1|
|167   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_583                            |     1|
|168   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_584                            |     1|
|169   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_585                            |     1|
|170   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_586                            |     1|
|171   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_587                            |     1|
|172   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_588                            |     1|
|173   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_589                            |     1|
|174   |          MUL_Unit_I                                                             |mul_unit                               |    38|
|175   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2         |dsp_module__parameterized1             |     1|
|176   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized1             |     1|
|177   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3         |dsp_module__parameterized3             |     1|
|178   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized3             |     1|
|179   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                  |dsp_module                             |     1|
|180   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1                             |     1|
|181   |          Operand_Select_I                                                       |Operand_Select_gti                     |   397|
|182   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_526                           |     1|
|183   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_527                           |     4|
|184   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_528                           |     4|
|185   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_529                           |     4|
|186   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_530                           |     4|
|187   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_531                           |     4|
|188   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_532                           |     4|
|189   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_533                           |     5|
|190   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_534                           |     2|
|191   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_535                           |     2|
|192   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_536                           |     2|
|193   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_537                           |     4|
|194   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_538                           |     2|
|195   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_539                           |     5|
|196   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_540                           |     5|
|197   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_541                           |     2|
|198   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_542                           |     2|
|199   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_543                           |     2|
|200   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_544                           |     2|
|201   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_545                           |     2|
|202   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_546                           |     2|
|203   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_547                           |     2|
|204   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_548                           |     4|
|205   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_549                           |     2|
|206   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_550                           |     2|
|207   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_551                           |     4|
|208   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_552                           |     4|
|209   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_553                           |     4|
|210   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_554                           |     4|
|211   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_555                           |     4|
|212   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_556                           |     4|
|213   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_557                           |     4|
|214   |          Register_File_I                                                        |Register_File_gti                      |    16|
|215   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                              |     1|
|216   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_511                          |     1|
|217   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_512                          |     1|
|218   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_513                          |     1|
|219   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_514                          |     1|
|220   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_515                          |     1|
|221   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_516                          |     1|
|222   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_517                          |     1|
|223   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_518                          |     1|
|224   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_519                          |     1|
|225   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_520                          |     1|
|226   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_521                          |     1|
|227   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_522                          |     1|
|228   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_523                          |     1|
|229   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_524                          |     1|
|230   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_525                          |     1|
|231   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                 |     0|
|232   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_395                           |     1|
|233   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_396                           |     1|
|234   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1              |     1|
|235   |          Zero_Detect_I                                                          |Zero_Detect_gti                        |    12|
|236   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_504                           |     1|
|237   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_505                           |     1|
|238   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_506                           |     1|
|239   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_507                           |     1|
|240   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_508                           |     1|
|241   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_509                           |     1|
|242   |            \Zero_Detecting[6].I_Part_Of_Zero_Detect                             |MB_MUXCY_510                           |     1|
|243   |          exception_registers_I1                                                 |exception_registers_gti                |   201|
|244   |            CarryIn_MUXCY                                                        |MB_MUXCY_409                           |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5              |     1|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_410                     |     3|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                 |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_411          |     1|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_412                     |     4|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_413                             |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_414          |     1|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_415                     |     4|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_416                             |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_417          |     1|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_418                     |     4|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_419                             |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_420          |     1|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_421                     |     4|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_422                             |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_423          |     1|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_424                     |     4|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_425                             |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_426          |     1|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_427                     |     4|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_428                             |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_429          |     1|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_430                     |     2|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_431                             |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_432          |     1|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_433                     |     2|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_434                             |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_435          |     1|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_436                     |     2|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_437                             |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_438          |     1|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_439                     |     6|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_440                             |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_441          |     1|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_442                     |     4|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_443                             |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_444          |     1|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_445                     |     2|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_446                             |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_447          |     1|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_448                     |     2|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_449                             |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_450          |     1|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_451                     |     2|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_452                             |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_453          |     1|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_454                     |     2|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_455                             |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_456          |     1|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_457                     |     6|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_458                             |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_459          |     1|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_460                     |     7|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_461                             |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_462          |     1|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_463                     |     6|
|301   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_464                             |     1|
|302   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_465          |     1|
|303   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_466                     |     7|
|304   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_467                             |     1|
|305   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_468          |     1|
|306   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_469                     |     6|
|307   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_470                             |     1|
|308   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_471          |     1|
|309   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_472                     |     7|
|310   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_473                             |     1|
|311   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_474          |     1|
|312   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_475                     |     4|
|313   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_476                             |     1|
|314   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_477          |     1|
|315   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_478                     |     7|
|316   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_479                             |     1|
|317   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_480          |     1|
|318   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_481                     |     7|
|319   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_482                             |     1|
|320   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_483          |     1|
|321   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_484                     |     4|
|322   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_485                             |     1|
|323   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_486          |     1|
|324   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_487                     |     4|
|325   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_488                             |     1|
|326   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_489          |     1|
|327   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_490                     |     4|
|328   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_491                             |     1|
|329   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_492          |     1|
|330   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_493                     |     4|
|331   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_494                             |     1|
|332   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_495          |     1|
|333   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_496                     |     4|
|334   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_497                             |     1|
|335   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_498          |     1|
|336   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_499                     |     4|
|337   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_500                             |     1|
|338   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_501          |     1|
|339   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_502                     |     4|
|340   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_503                             |     1|
|341   |          msr_reg_i                                                              |msr_reg_gti                            |    31|
|342   |            \MEM_MSR_Bits[24].Using_FDR.MSR_I                                    |MB_FDR_397                             |     3|
|343   |            \MEM_MSR_Bits[26].Using_FDR.MSR_I                                    |MB_FDR_398                             |     3|
|344   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_399                             |     2|
|345   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_400                             |     3|
|346   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_401                             |     4|
|347   |            \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                               |MB_FDR_402                             |     2|
|348   |            \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                               |MB_FDR_403                             |     2|
|349   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_404                             |     2|
|350   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_405                             |     1|
|351   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_406                             |     2|
|352   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_407                             |     1|
|353   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_408                             |     1|
|354   |        Decode_I                                                                 |Decode_gti                             |  1548|
|355   |          PC_Module_I                                                            |PC_Module_gti                          |   322|
|356   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_302                             |     3|
|357   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_303                           |     2|
|358   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_304                             |     2|
|359   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_305                           |     2|
|360   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_306                             |     2|
|361   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_307                           |     2|
|362   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_308                             |     2|
|363   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_309                           |     2|
|364   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_310                             |     2|
|365   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_311                           |     2|
|366   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_312                             |     2|
|367   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_313                           |     2|
|368   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_314                             |     2|
|369   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_315                           |     2|
|370   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_316                             |     2|
|371   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_317                           |     2|
|372   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_318                             |     2|
|373   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_319                           |     2|
|374   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_320                             |     2|
|375   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_321                           |     2|
|376   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_322                             |     2|
|377   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_323                           |     2|
|378   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_324                             |     2|
|379   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_325                           |     2|
|380   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_326                             |     2|
|381   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_327                           |     2|
|382   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_328                             |     2|
|383   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_329                           |     2|
|384   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_330                             |     2|
|385   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_331                           |     2|
|386   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_332                             |     2|
|387   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_333                           |     2|
|388   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_334                             |     3|
|389   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_335                           |     2|
|390   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_336                             |     2|
|391   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_337                           |     2|
|392   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_338                             |     3|
|393   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_339                           |     2|
|394   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_340                             |     2|
|395   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_341                           |     2|
|396   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_342                             |     3|
|397   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_343                           |     2|
|398   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_344                             |     3|
|399   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_345                           |     2|
|400   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_346                             |     2|
|401   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_347                           |     2|
|402   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_348                             |     3|
|403   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_349                           |     2|
|404   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_350                             |     2|
|405   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_351                           |     2|
|406   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_352                             |     2|
|407   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_353                           |     2|
|408   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_354                             |     2|
|409   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_355                           |     2|
|410   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_356                             |     2|
|411   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_357                           |     2|
|412   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_358                             |     2|
|413   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_359                           |     2|
|414   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_360                             |     2|
|415   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_361                           |     2|
|416   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_362                             |     2|
|417   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_363                           |     2|
|418   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_364                             |     2|
|419   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_365                           |     2|
|420   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                         |     2|
|421   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_366                     |     2|
|422   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_367                     |     2|
|423   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_368                     |     2|
|424   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_369                     |     2|
|425   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_370                     |     2|
|426   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_371                     |     2|
|427   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_372                     |     2|
|428   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_373                     |     2|
|429   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_374                     |     2|
|430   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_375                     |     2|
|431   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_376                     |     2|
|432   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_377                     |     2|
|433   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_378                     |     2|
|434   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_379                     |     2|
|435   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_380                     |     2|
|436   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_381                     |     2|
|437   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_382                     |     2|
|438   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_383                     |     2|
|439   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_384                     |     2|
|440   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_385                     |     2|
|441   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_386                     |     2|
|442   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_387                     |     2|
|443   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_388                     |     2|
|444   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_389                     |     2|
|445   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_390                     |     2|
|446   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_391                     |     2|
|447   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_392                     |     2|
|448   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_393                     |     2|
|449   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_394                     |     2|
|450   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                    |   435|
|451   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_208                             |     2|
|452   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                                |     1|
|453   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_209                             |     4|
|454   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_210                            |     1|
|455   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_211                             |     1|
|456   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_212                            |     1|
|457   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_213                             |    43|
|458   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_214                            |     1|
|459   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2                |     1|
|460   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                               |     2|
|461   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_215                             |     7|
|462   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_216                           |     1|
|463   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_217                             |     3|
|464   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_218                           |     1|
|465   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_219                             |     4|
|466   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_220                           |     1|
|467   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_221                             |     1|
|468   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_222                           |     1|
|469   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_223                             |     1|
|470   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_224                           |     1|
|471   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_225                             |     2|
|472   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_226                           |     1|
|473   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_227                             |     1|
|474   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_228                           |     1|
|475   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_229                             |    35|
|476   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_230                           |     1|
|477   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_231                             |    10|
|478   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_232                           |     1|
|479   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_233                             |     2|
|480   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_234                           |     1|
|481   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_235                             |     3|
|482   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_236                           |     1|
|483   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_237                             |    51|
|484   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_238                           |     1|
|485   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_239                             |     2|
|486   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_240                           |     1|
|487   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_241                             |     3|
|488   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_242                           |     1|
|489   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_243                             |     3|
|490   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_244                           |     1|
|491   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_245                             |     2|
|492   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_246                           |     1|
|493   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_247                             |     2|
|494   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_248                           |     1|
|495   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_249                             |     4|
|496   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_250                           |     1|
|497   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_251                             |     2|
|498   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_252                           |     1|
|499   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_253                             |     2|
|500   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_254                           |     1|
|501   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_255                             |     5|
|502   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_256                           |     1|
|503   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_257                             |     4|
|504   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_258                           |     1|
|505   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_259                             |     1|
|506   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_260                           |     1|
|507   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_261                             |     6|
|508   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_262                           |     1|
|509   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_263                             |     2|
|510   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_264                           |     1|
|511   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_265                             |     8|
|512   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_266                           |     1|
|513   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_267                             |     9|
|514   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_268                           |     1|
|515   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_269                             |     1|
|516   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_270                           |     1|
|517   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_271                             |     1|
|518   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_272                           |     1|
|519   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_273                             |     1|
|520   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_274                           |     1|
|521   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_275                             |     4|
|522   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_276                           |     1|
|523   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_277                             |    13|
|524   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_278                           |     1|
|525   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_279                             |     1|
|526   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_280                           |     1|
|527   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_281                             |     6|
|528   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_282                           |     1|
|529   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_283                             |     1|
|530   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_284                           |     1|
|531   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_285                             |     2|
|532   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_286                           |     1|
|533   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_287                             |     4|
|534   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_288                           |     1|
|535   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_289                             |     4|
|536   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_290                           |     1|
|537   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_291                             |    13|
|538   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_292                           |     1|
|539   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_293                             |     1|
|540   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_294                           |     1|
|541   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_295                             |     6|
|542   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_296                           |     1|
|543   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_297                             |     2|
|544   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_298                           |     1|
|545   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_299                             |     5|
|546   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_300                           |     1|
|547   |            Last_Sel_DFF                                                         |MB_FDS                                 |    43|
|548   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4                |     1|
|549   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6                |     1|
|550   |            OF_Valid_DFF                                                         |MB_FDR_301                             |     6|
|551   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and_140                          |     1|
|552   |            MUXCY_I                                                              |MB_MUXCY_207                           |     1|
|553   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_141                          |     8|
|554   |            MUXCY_I                                                              |MB_MUXCY_206                           |     8|
|555   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_142                          |     3|
|556   |            MUXCY_I                                                              |MB_MUXCY_205                           |     3|
|557   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_143                          |     2|
|558   |            MUXCY_I                                                              |MB_MUXCY_204                           |     2|
|559   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_144                          |    10|
|560   |            MUXCY_I                                                              |MB_MUXCY_203                           |    10|
|561   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_145                          |     1|
|562   |            MUXCY_I                                                              |MB_MUXCY_202                           |     1|
|563   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_146                          |     1|
|564   |            MUXCY_I                                                              |MB_MUXCY_201                           |     1|
|565   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_147                          |     1|
|566   |            MUXCY_I                                                              |MB_MUXCY_200                           |     1|
|567   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_148                          |     1|
|568   |            MUXCY_I                                                              |MB_MUXCY_199                           |     1|
|569   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_149                          |     1|
|570   |            MUXCY_I                                                              |MB_MUXCY_198                           |     1|
|571   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_150                          |     1|
|572   |            MUXCY_I                                                              |MB_MUXCY_197                           |     1|
|573   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE_151                            |     2|
|574   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_152                            |     3|
|575   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_153                            |     2|
|576   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_154                            |     4|
|577   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_155                            |     1|
|578   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_156                            |     5|
|579   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_157                            |     4|
|580   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_158                            |     2|
|581   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_159                            |     7|
|582   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_160                            |     5|
|583   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_161                            |     6|
|584   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                 |     2|
|585   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8                |     1|
|586   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10               |     2|
|587   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_162            |     1|
|588   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_163           |     1|
|589   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_164            |     1|
|590   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_165           |     1|
|591   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_166            |     1|
|592   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_167           |     2|
|593   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_168            |     1|
|594   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_169           |     1|
|595   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_170            |     1|
|596   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_171           |     1|
|597   |          \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1              |MB_AND2B1L_172                         |     1|
|598   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                   |carry_and_173                          |     1|
|599   |            MUXCY_I                                                              |MB_MUXCY_196                           |     1|
|600   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                    |carry_or_174                           |     1|
|601   |            MUXCY_I                                                              |MB_MUXCY_195                           |     1|
|602   |          \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                  |carry_and_175                          |     1|
|603   |            MUXCY_I                                                              |MB_MUXCY_194                           |     1|
|604   |          \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                        |carry_or_176                           |     3|
|605   |            MUXCY_I                                                              |MB_MUXCY_193                           |     3|
|606   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_177                          |     1|
|607   |            MUXCY_I                                                              |MB_MUXCY_192                           |     1|
|608   |          if_pc_incr_carry_and_0                                                 |carry_and_178                          |     2|
|609   |            MUXCY_I                                                              |MB_MUXCY_191                           |     2|
|610   |          if_pc_incr_carry_and_3                                                 |carry_and_179                          |     1|
|611   |            MUXCY_I                                                              |MB_MUXCY_190                           |     1|
|612   |          jump_logic_I1                                                          |jump_logic                             |    97|
|613   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_184                           |     1|
|614   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_185                           |     3|
|615   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_186                           |     2|
|616   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_187                           |     2|
|617   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_188                           |     1|
|618   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_189                           |    77|
|619   |          mem_PipeRun_carry_and                                                  |carry_and_180                          |     4|
|620   |            MUXCY_I                                                              |MB_MUXCY_183                           |     4|
|621   |          mem_wait_on_ready_N_carry_or                                           |carry_or_181                           |     2|
|622   |            MUXCY_I                                                              |MB_MUXCY_182                           |     2|
|623   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                         |    73|
|624   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                             |     1|
|625   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                  |   417|
|626   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                              |     1|
|627   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1              |     1|
|628   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized11             |     1|
|629   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized13             |     6|
|630   |          \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                 |MB_SRL16E__parameterized7              |     1|
|631   |          \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                 |MB_SRL16E__parameterized7_101          |     1|
|632   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3              |     1|
|633   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5              |     2|
|634   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_102          |     1|
|635   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized9              |     1|
|636   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_103          |     1|
|637   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_104          |     2|
|638   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_105          |     1|
|639   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized9_106          |     1|
|640   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2            |     1|
|641   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                            |     1|
|642   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_139        |     1|
|643   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4            |     2|
|644   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_107        |     2|
|645   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_108        |     1|
|646   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1            |    30|
|647   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_129                        |     3|
|648   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_130                        |     3|
|649   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_131                        |     3|
|650   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_132                        |     3|
|651   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_133                        |     3|
|652   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_134                        |     5|
|653   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_135                        |     3|
|654   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_136                        |     3|
|655   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_137                        |     2|
|656   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_138                        |     2|
|657   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_109        |     1|
|658   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_110        |     1|
|659   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                            |    22|
|660   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_113                           |     1|
|661   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                             |     4|
|662   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_114                           |     1|
|663   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_115                         |     1|
|664   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_116                           |     1|
|665   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_117                         |     1|
|666   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_118                           |     1|
|667   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_119                         |     1|
|668   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_120                           |     1|
|669   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_121                         |     1|
|670   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_122                           |     1|
|671   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_123                         |     1|
|672   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_124                           |     1|
|673   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_125                         |     1|
|674   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_126                           |     1|
|675   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_127                         |     1|
|676   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_128                           |     3|
|677   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_111        |     2|
|678   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_112        |     4|
|679   |        \Using_DCache.Using_WriteBack.DCache_wb_I1                               |DCache_wb                              |   989|
|680   |          Cache_Interface_I1                                                     |Cache_Interface                        |   423|
|681   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                   |MB_FDSE                                |     1|
|682   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                    |MB_LUT6__parameterized24               |     1|
|683   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                   |MB_FDSE_95                             |     3|
|684   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                    |MB_LUT6__parameterized24_96            |     1|
|685   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                   |MB_FDSE_97                             |     4|
|686   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                    |MB_LUT6__parameterized24_98            |     2|
|687   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                   |MB_FDSE_99                             |     4|
|688   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                    |MB_LUT6__parameterized24_100           |     1|
|689   |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                              |MB_FDRE                                |    28|
|690   |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                               |MB_LUT6__parameterized26               |     1|
|691   |          \Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT             |MB_LUT6__parameterized22               |     1|
|692   |          \Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT             |MB_LUT6__parameterized22_32            |     1|
|693   |          \Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT             |MB_LUT6__parameterized22_33            |     1|
|694   |          \Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT             |MB_LUT6__parameterized22_34            |     1|
|695   |          \Cache_Line_WE[1].New_Data_Write_Gen[0].New_Data_Write_LUT             |MB_LUT6__parameterized22_35            |     2|
|696   |          \Cache_Line_WE[1].New_Data_Write_Gen[1].New_Data_Write_LUT             |MB_LUT6__parameterized22_36            |     2|
|697   |          \Cache_Line_WE[1].New_Data_Write_Gen[2].New_Data_Write_LUT             |MB_LUT6__parameterized22_37            |     2|
|698   |          \Cache_Line_WE[1].New_Data_Write_Gen[3].New_Data_Write_LUT             |MB_LUT6__parameterized22_38            |     2|
|699   |          \Cache_Line_WE[2].New_Data_Write_Gen[0].New_Data_Write_LUT             |MB_LUT6__parameterized22_39            |     1|
|700   |          \Cache_Line_WE[2].New_Data_Write_Gen[1].New_Data_Write_LUT             |MB_LUT6__parameterized22_40            |     1|
|701   |          \Cache_Line_WE[2].New_Data_Write_Gen[2].New_Data_Write_LUT             |MB_LUT6__parameterized22_41            |     1|
|702   |          \Cache_Line_WE[2].New_Data_Write_Gen[3].New_Data_Write_LUT             |MB_LUT6__parameterized22_42            |     1|
|703   |          \Cache_Line_WE[3].New_Data_Write_Gen[0].New_Data_Write_LUT             |MB_LUT6__parameterized22_43            |     1|
|704   |          \Cache_Line_WE[3].New_Data_Write_Gen[1].New_Data_Write_LUT             |MB_LUT6__parameterized22_44            |     1|
|705   |          \Cache_Line_WE[3].New_Data_Write_Gen[2].New_Data_Write_LUT             |MB_LUT6__parameterized22_45            |     1|
|706   |          \Cache_Line_WE[3].New_Data_Write_Gen[3].New_Data_Write_LUT             |MB_LUT6__parameterized22_46            |     1|
|707   |          DATA_RAM_Module                                                        |RAM_Module__parameterized1             |   208|
|708   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36_79                           |     9|
|709   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[10].RAMB36_I1                  |MB_RAMB36_80                           |     9|
|710   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[11].RAMB36_I1                  |MB_RAMB36_81                           |     9|
|711   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[12].RAMB36_I1                  |MB_RAMB36_82                           |     9|
|712   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[13].RAMB36_I1                  |MB_RAMB36_83                           |     9|
|713   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[14].RAMB36_I1                  |MB_RAMB36_84                           |     9|
|714   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[15].RAMB36_I1                  |MB_RAMB36_85                           |     9|
|715   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36_86                           |     9|
|716   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                   |MB_RAMB36_87                           |     9|
|717   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                   |MB_RAMB36_88                           |     9|
|718   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[4].RAMB36_I1                   |MB_RAMB36_89                           |    25|
|719   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[5].RAMB36_I1                   |MB_RAMB36_90                           |    25|
|720   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[6].RAMB36_I1                   |MB_RAMB36_91                           |    25|
|721   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[7].RAMB36_I1                   |MB_RAMB36_92                           |    25|
|722   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[8].RAMB36_I1                   |MB_RAMB36_93                           |     9|
|723   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[9].RAMB36_I1                   |MB_RAMB36_94                           |     9|
|724   |          TAG_RAM_Module                                                         |RAM_Module                             |    35|
|725   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36_77                           |    25|
|726   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36_78                           |    10|
|727   |          cachehit_detect_I1                                                     |cachehit_detect                        |    56|
|728   |            \Using_Perf_1.valid_data_carry                                       |MB_MUXCY_47                            |     1|
|729   |            \Using_Perf_2.tag_hit_carry                                          |MB_MUXCY_48                            |     7|
|730   |            \Using_Perf_3.tag_hit_comparator2_mux                                |MB_MUXCY_49                            |     5|
|731   |            \Using_Perf_4.mem_cache_hit_mux                                      |MB_MUXCY_50                            |     3|
|732   |            \WriteThrough_Exists.write_through_gate                              |carry_and_51                           |     1|
|733   |              MUXCY_I                                                            |MB_MUXCY_76                            |     1|
|734   |            cache_valid_bit_detect_I1                                            |cache_valid_bit_detect                 |     1|
|735   |              \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and       |carry_and_74                           |     1|
|736   |                MUXCY_I                                                          |MB_MUXCY_75                            |     1|
|737   |            cache_valid_bit_detect_I2                                            |cache_valid_bit_detect__parameterized1 |     1|
|738   |              \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and       |carry_and_72                           |     1|
|739   |                MUXCY_I                                                          |MB_MUXCY_73                            |     1|
|740   |            exclusive_gate                                                       |carry_and_52                           |     1|
|741   |              MUXCY_I                                                            |MB_MUXCY_71                            |     1|
|742   |            last_carry_chain                                                     |carry_or_53                            |     3|
|743   |              MUXCY_I                                                            |MB_MUXCY_70                            |     3|
|744   |            mem_cache_hit_block                                                  |carry_and_54                           |     3|
|745   |              MUXCY_I                                                            |MB_MUXCY_69                            |     3|
|746   |            tag_hit2_carry                                                       |MB_MUXCY_55                            |     1|
|747   |            tag_hit_comparator                                                   |comparator                             |     4|
|748   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_65                            |     1|
|749   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_66                            |     1|
|750   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_67                            |     1|
|751   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_68                            |     1|
|752   |            tag_hit_comparator2                                                  |comparator__parameterized1_56          |     5|
|753   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_60                            |     1|
|754   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_61                            |     1|
|755   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_62                            |     1|
|756   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_63                            |     1|
|757   |              \Using_Extra_Carry.MUXCY_EXTRA_I                                   |MB_MUXCY_64                            |     1|
|758   |            tag_hit_valid_access                                                 |carry_and_57                           |    17|
|759   |              MUXCY_I                                                            |MB_MUXCY_59                            |    17|
|760   |            word_write_valid_data_carry                                          |MB_MUXCY_58                            |     2|
|761   |        \Using_DCache.mem_databus_ready_sel_carry_or                             |carry_or                               |     1|
|762   |          MUXCY_I                                                                |MB_MUXCY_31                            |     1|
|763   |        \Using_Debug.Using_ICache.combined_carry_and_I2                          |carry_and                              |     1|
|764   |          MUXCY_I                                                                |MB_MUXCY_30                            |     1|
|765   |        \Using_Debug.Using_ICache.combined_carry_or_I                            |carry_or_2                             |     1|
|766   |          MUXCY_I                                                                |MB_MUXCY_29                            |     1|
|767   |        \Using_Debug.Using_ICache.debug_combinded_carry_or_I                     |carry_or_3                             |     1|
|768   |          MUXCY_I                                                                |MB_MUXCY_28                            |     1|
|769   |        \Using_ICache.ICache_I1                                                  |Icache                                 |   310|
|770   |          Cache_Interface_I1                                                     |Cache_Interface__parameterized1        |    63|
|771   |          Data_RAM_Module                                                        |RAM_Module__parameterized5             |    47|
|772   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36_13                           |     1|
|773   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[10].RAMB36_I1                  |MB_RAMB36_14                           |     1|
|774   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[11].RAMB36_I1                  |MB_RAMB36_15                           |     1|
|775   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[12].RAMB36_I1                  |MB_RAMB36_16                           |     1|
|776   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[13].RAMB36_I1                  |MB_RAMB36_17                           |     1|
|777   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[14].RAMB36_I1                  |MB_RAMB36_18                           |     1|
|778   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36_19                           |     1|
|779   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                   |MB_RAMB36_20                           |     1|
|780   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                   |MB_RAMB36_21                           |     2|
|781   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[4].RAMB36_I1                   |MB_RAMB36_22                           |     9|
|782   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[5].RAMB36_I1                   |MB_RAMB36_23                           |     9|
|783   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[6].RAMB36_I1                   |MB_RAMB36_24                           |     9|
|784   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[7].RAMB36_I1                   |MB_RAMB36_25                           |     8|
|785   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[8].RAMB36_I1                   |MB_RAMB36_26                           |     1|
|786   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[9].RAMB36_I1                   |MB_RAMB36_27                           |     1|
|787   |          Tag_RAM_Module                                                         |RAM_Module__parameterized3             |     3|
|788   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36                              |     2|
|789   |            \Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36_12                           |     1|
|790   |          \Using_FPGA_FSL_1.tag_hit_comparator                                   |comparator__parameterized1             |    14|
|791   |            \Comp_Carry_Chain[0].MUXCY_I                                         |MB_MUXCY_7                             |     1|
|792   |            \Comp_Carry_Chain[1].MUXCY_I                                         |MB_MUXCY_8                             |     1|
|793   |            \Comp_Carry_Chain[2].MUXCY_I                                         |MB_MUXCY_9                             |     1|
|794   |            \Comp_Carry_Chain[3].MUXCY_I                                         |MB_MUXCY_10                            |     6|
|795   |            \Using_Extra_Carry.MUXCY_EXTRA_I                                     |MB_MUXCY_11                            |     1|
|796   |          \Using_XX_Access_Part2.carry_or_I1                                     |carry_or_4                             |     2|
|797   |            MUXCY_I                                                              |MB_MUXCY_6                             |     2|
|798   |          cache_valid_bit_detect_I1                                              |cache_valid_bit_detect__parameterized3 |     1|
|799   |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and         |carry_and_5                            |     1|
|800   |              MUXCY_I                                                            |MB_MUXCY                               |     1|
|801   |        instr_mux_I                                                              |instr_mux                              |    97|
|802   |        read_data_mux_I                                                          |read_data_mux                          |    32|
|803   |      Reset_DFF                                                                  |mb_sync_bit                            |     2|
|804   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                          |     2|
|805   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                          |     2|
+------+---------------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1977.980 ; gain = 594.383 ; free physical = 143 ; free virtual = 911
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10421 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1977.980 ; gain = 350.363 ; free physical = 211 ; free virtual = 980
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1977.988 ; gain = 594.383 ; free physical = 211 ; free virtual = 980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 629 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1985.984 ; gain = 0.000 ; free physical = 126 ; free virtual = 926
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 255 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 93 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
288 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1985.984 ; gain = 613.914 ; free physical = 193 ; free virtual = 994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.984 ; gain = 0.000 ; free physical = 193 ; free virtual = 994
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_microblaze_0_0, cache-ID = 9bbe494bac0b5ef4
INFO: [Coretcl 2-1174] Renamed 804 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2001.992 ; gain = 0.000 ; free physical = 159 ; free virtual = 995
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eolmos/ece153a_lab1/ece153a_lab1.runs/system_microblaze_0_0_synth_1/system_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_microblaze_0_0_utilization_synth.rpt -pb system_microblaze_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 14:19:53 2019...
