# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM main\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:10+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx11_vdst_5ec176.rst:11
msgid "vdst"
msgstr ""

#: ../../../AMDGPU/gfx11_vdst_5ec176.rst:13
msgid "Image data to be loaded by an *image_gather4* instruction."
msgstr ""

#: ../../../AMDGPU/gfx11_vdst_5ec176.rst:15
msgid ""
"*Size:* 4 data elements by default. Each data element occupies either 32 "
"bits or 16 bits, depending on :ref:`d16<amdgpu_synid_d16>`."
msgstr ""

#: ../../../AMDGPU/gfx11_vdst_5ec176.rst:17
msgid ":ref:`d16<amdgpu_synid_d16>` affects operand size as follows:"
msgstr ""

#: ../../../AMDGPU/gfx11_vdst_5ec176.rst:19
msgid ""
":ref:`d16<amdgpu_synid_d16>` specifies that data elements in registers are "
"packed; each value occupies 16 bits."
msgstr ""

#: ../../../AMDGPU/gfx11_vdst_5ec176.rst:22
msgid "*Operands:* :ref:`v<amdgpu_synid_v>`"
msgstr ""
