Determining the location of the ModelSim executable...

Using: c:/intelfpga/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LiveDesign -c LiveDesign --vector_source="D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/LiveDesign.vwf" --testbench_file="D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/LiveDesign.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Feb 14 17:38:00 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LiveDesign -c LiveDesign --vector_source=D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/LiveDesign.vwf --testbench_file=D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/LiveDesign.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

er:LPM_COUNTER_component|cntr_8ki:auto_generated|counter_reg_bit[1]" in design

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/" LiveDesign -c LiveDesign

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Feb 14 17:38:03 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/ LiveDesign -c LiveDesign
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file LiveDesign_7_1200mv_85c_slow.vo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign_7_1200mv_0c_slow.vo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign_min_1200mv_0c_fast.vo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign.vo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign_7_1200mv_85c_v_slow.sdo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign_7_1200mv_0c_v_slow.sdo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign_min_1200mv_0c_v_fast.sdo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file LiveDesign_v.sdo in folder "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 579 megabytes
    Info: Processing ended: Wed Feb 14 17:38:08 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/LiveDesign.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga/17.0/modelsim_ase/win32aloem//vsim -c -do LiveDesign.do

Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b

# do LiveDesign.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:10 on Feb 14,2018
# vlog -work work LiveDesign.vo 
# -- Compiling module Counter
# -- Compiling module hard_block
# 
# Top level modules:
# 	Counter

# End time: 17:38:10 on Feb 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:10 on Feb 14,2018
# vlog -work work LiveDesign.vwf.vt 

# -- Compiling module Counter_vlg_vec_tst
# 
# Top level modules:
# 	Counter_vlg_vec_tst

# End time: 17:38:11 on Feb 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Counter_vlg_vec_tst 
# Start time: 17:38:11 on Feb 14,2018
# Loading work.Counter_vlg_vec_tst
# Loading work.Counter
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from LiveDesign_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from LiveDesign_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Counter_vlg_vec_tst File: LiveDesign.vwf.vt
# after#26

# ** Note: $finish    : LiveDesign.vwf.vt(59)
#    Time: 10 us  Iteration: 0  Instance: /Counter_vlg_vec_tst
# End time: 17:38:12 on Feb 14,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/LiveDesign.vwf...

Reading D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/LiveDesign.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_3_1/simulation/qsim/LiveDesign_20180214173812.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.