
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.3pArKg
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_mem /tmp/tmp.3464zh/data/main.mem
# import_ip /tmp/tmp.3464zh/ip/clk_divider/clk_divider.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
# import_ip /tmp/tmp.3464zh/ip/float_add_sub/float_add_sub.xci
# import_ip /tmp/tmp.3464zh/ip/float_compare/float_compare.xci
# import_ip /tmp/tmp.3464zh/ip/float_divide/float_divide.xci
# import_ip /tmp/tmp.3464zh/ip/float_multiply/float_multiply.xci
# read_verilog -sv /tmp/tmp.3464zh/ip/float_multiply/float_multiply_stub.v
# import_ip /tmp/tmp.3464zh/ip/float_sqrt/float_sqrt.xci
# import_ip /tmp/tmp.3464zh/ip/float_to_fixed13/float_to_fixed13.xci
# import_ip /tmp/tmp.3464zh/ip/pixel_bram/pixel_bram.xci
# read_verilog -sv /tmp/tmp.3464zh/src/0proctypes.sv
# read_verilog -sv /tmp/tmp.3464zh/src/0types.sv
# read_verilog -sv /tmp/tmp.3464zh/src/button.sv
# read_verilog -sv /tmp/tmp.3464zh/src/conics.sv
# read_verilog -sv /tmp/tmp.3464zh/src/debouncer.sv
# read_verilog -sv /tmp/tmp.3464zh/src/divider.sv
# read_verilog -sv /tmp/tmp.3464zh/src/execute.sv
# read_verilog -sv /tmp/tmp.3464zh/src/hardware_test_ddr2.sv
# read_verilog -sv /tmp/tmp.3464zh/src/instruction_bank.sv
# read_verilog -sv /tmp/tmp.3464zh/src/iprocessor.sv
# read_verilog -sv /tmp/tmp.3464zh/src/memory_bank_single.sv
# read_verilog -sv /tmp/tmp.3464zh/src/parser.sv
# read_verilog -sv /tmp/tmp.3464zh/src/pipe.sv
# read_verilog -sv /tmp/tmp.3464zh/src/pix_write.sv
# read_verilog -sv /tmp/tmp.3464zh/src/primitives.sv
# read_verilog -sv /tmp/tmp.3464zh/src/pulse.sv
# read_verilog -sv /tmp/tmp.3464zh/src/rasterization_controller.sv
# read_verilog -sv /tmp/tmp.3464zh/src/rasterizer.sv
# read_verilog -sv /tmp/tmp.3464zh/src/raycaster.sv
# read_verilog -sv /tmp/tmp.3464zh/src/raytracing_controller.sv
# read_verilog -sv /tmp/tmp.3464zh/src/seven_segement_controller.sv
# read_verilog -sv /tmp/tmp.3464zh/src/top_level.sv
# read_verilog -sv /tmp/tmp.3464zh/src/triangle_2d_fill.sv
# read_verilog -sv /tmp/tmp.3464zh/src/triangle_3d_to_2d.sv
# read_verilog -sv /tmp/tmp.3464zh/src/triangle_normal.sv
# read_verilog -sv /tmp/tmp.3464zh/src/vertex_ndc_map.sv
# read_verilog -sv /tmp/tmp.3464zh/src/vertex_project.sv
# read_verilog -sv /tmp/tmp.3464zh/src/vertex_rasterize.sv
# read_verilog -sv /tmp/tmp.3464zh/src/vertex_subtract.sv
# read_verilog -sv /tmp/tmp.3464zh/src/vertex_top_level.sv
# read_verilog -sv /tmp/tmp.3464zh/src/vga.sv
# read_verilog -sv /tmp/tmp.3464zh/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_xdc /tmp/tmp.3464zh/xdc/top_level.xdc
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pixel_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pixel_bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pixel_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pixel_bram'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top clk_divider -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3347873
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2660.609 ; gain = 0.000 ; free physical = 1344 ; free virtual = 11207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_clk_wiz' [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_clk_wiz' (0#1) [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.609 ; gain = 0.000 ; free physical = 1436 ; free virtual = 11299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.609 ; gain = 0.000 ; free physical = 1437 ; free virtual = 11301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.609 ; gain = 0.000 ; free physical = 1437 ; free virtual = 11301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.609 ; gain = 0.000 ; free physical = 1430 ; free virtual = 11293
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_divider_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_divider_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.641 ; gain = 0.000 ; free physical = 1360 ; free virtual = 11224
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.641 ; gain = 0.000 ; free physical = 1360 ; free virtual = 11224
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1434 ; free virtual = 11298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1434 ; free virtual = 11298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1434 ; free virtual = 11298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1434 ; free virtual = 11298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1432 ; free virtual = 11300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1318 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1318 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1317 ; free virtual = 11185
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2724.641 ; gain = 0.000 ; free physical = 1369 ; free virtual = 11237
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2724.641 ; gain = 64.031 ; free physical = 1369 ; free virtual = 11237
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2724.641 ; gain = 0.000 ; free physical = 1363 ; free virtual = 11231
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.676 ; gain = 0.000 ; free physical = 1081 ; free virtual = 10949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aae8a158
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2958.676 ; gain = 298.066 ; free physical = 1282 ; free virtual = 11150
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_add_sub -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3022.707 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_add_sub' [/home/builder/.gen/sources_1/ip/float_add_sub/synth/float_add_sub.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_add_sub' (0#1) [/home/builder/.gen/sources_1/ip/float_add_sub/synth/float_add_sub.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.629 ; gain = 94.922 ; free physical = 1237 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.441 ; gain = 112.734 ; free physical = 1237 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3135.441 ; gain = 112.734 ; free physical = 1237 ; free virtual = 10901
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3135.441 ; gain = 0.000 ; free physical = 1230 ; free virtual = 10894
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.176 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10830
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3270.176 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10829
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1237 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1237 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1237 ; free virtual = 10901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1228 ; free virtual = 10893
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1203 ; free virtual = 10872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1159 ; free virtual = 10828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1157 ; free virtual = 10826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1157 ; free virtual = 10826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |    20|
|3     |LUT3   |    38|
|4     |LUT4   |    45|
|5     |LUT5   |    24|
|6     |LUT6   |    57|
|7     |MUXCY  |    55|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |SRL16E |    11|
|11    |XORCY  |    31|
|12    |FDE    |    10|
|13    |FDRE   |   228|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1156 ; free virtual = 10825
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3270.176 ; gain = 112.734 ; free physical = 1201 ; free virtual = 10871
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1201 ; free virtual = 10871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3270.176 ; gain = 0.000 ; free physical = 1198 ; free virtual = 10867
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3270.176 ; gain = 0.000 ; free physical = 1235 ; free virtual = 10904
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  FDE => FDRE: 10 instances

Synth Design complete, checksum: 682f251f
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3270.176 ; gain = 247.469 ; free physical = 1441 ; free virtual = 11111
INFO: [Coretcl 2-1174] Renamed 149 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_compare -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3278.180 ; gain = 0.000 ; free physical = 1178 ; free virtual = 10815
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_compare' [/home/builder/.gen/sources_1/ip/float_compare/synth/float_compare.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_compare' (0#1) [/home/builder/.gen/sources_1/ip/float_compare/synth/float_compare.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3278.180 ; gain = 0.000 ; free physical = 1225 ; free virtual = 10861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3278.180 ; gain = 0.000 ; free physical = 1225 ; free virtual = 10861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3278.180 ; gain = 0.000 ; free physical = 1225 ; free virtual = 10861
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3278.180 ; gain = 0.000 ; free physical = 1218 ; free virtual = 10854
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1161 ; free virtual = 10797
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1161 ; free virtual = 10797
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1224 ; free virtual = 10860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1224 ; free virtual = 10860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1224 ; free virtual = 10860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1216 ; free virtual = 10853
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1211 ; free virtual = 10852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1168 ; free virtual = 10809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |LUT3  |     1|
|3     |LUT4  |    20|
|4     |LUT5  |     2|
|5     |LUT6  |     9|
|6     |MUXCY |    22|
|7     |FDE   |     5|
|8     |FDRE  |     7|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1167 ; free virtual = 10808
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1212 ; free virtual = 10853
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1212 ; free virtual = 10853
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1207 ; free virtual = 10847
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1247 ; free virtual = 10888
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances
  FDE => FDRE: 5 instances

Synth Design complete, checksum: b199cd58
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3317.000 ; gain = 38.820 ; free physical = 1443 ; free virtual = 11084
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_compare/float_compare.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_divide -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1181 ; free virtual = 10818
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_divide' [/home/builder/.gen/sources_1/ip/float_divide/synth/float_divide.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_divide' (0#1) [/home/builder/.gen/sources_1/ip/float_divide/synth/float_divide.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[4] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1209 ; free virtual = 10846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10846
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3317.000 ; gain = 0.000 ; free physical = 1202 ; free virtual = 10839
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1145 ; free virtual = 10782
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1145 ; free virtual = 10782
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1208 ; free virtual = 10845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1208 ; free virtual = 10845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1208 ; free virtual = 10845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1200 ; free virtual = 10838
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized22) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized22) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized22) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1198 ; free virtual = 10840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1156 ; free virtual = 10798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1154 ; free virtual = 10796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1156 ; free virtual = 10798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1156 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1156 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1157 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1157 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1157 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1157 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |    68|
|3     |LUT3   |   128|
|4     |LUT4   |     6|
|5     |LUT5   |     9|
|6     |LUT6   |    15|
|7     |MUXCY  |   161|
|8     |SRL16E |    21|
|9     |XORCY  |   173|
|10    |FDE    |     1|
|11    |FDRE   |   379|
|12    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1157 ; free virtual = 10799
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1201 ; free virtual = 10844
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1201 ; free virtual = 10844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1294 ; free virtual = 10936
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1238 ; free virtual = 10880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 45 instances
  FDE => FDRE: 1 instance 

Synth Design complete, checksum: 4b3f01f2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3337.879 ; gain = 20.879 ; free physical = 1423 ; free virtual = 11066
INFO: [Coretcl 2-1174] Renamed 147 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_multiply -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1182 ; free virtual = 10792
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [/home/builder/.gen/sources_1/ip/float_multiply/synth/float_multiply.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (0#1) [/home/builder/.gen/sources_1/ip/float_multiply/synth/float_multiply.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[4] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1213 ; free virtual = 10823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1213 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1213 ; free virtual = 10824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3337.879 ; gain = 0.000 ; free physical = 1206 ; free virtual = 10817
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10776
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  FDE => FDRE: 83 instances
  MULT_AND => LUT2: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10776
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1228 ; free virtual = 10838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1228 ; free virtual = 10838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1228 ; free virtual = 10838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1221 ; free virtual = 10833
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized11) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[2].tree.assf.ai/be.ad/f/YES_REG.l[16].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/YES_REG.l[16].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1218 ; free virtual = 10833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1176 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1177 ; free virtual = 10793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1177 ; free virtual = 10792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    20|
|3     |LUT3     |    63|
|4     |LUT4     |    66|
|5     |LUT5     |     9|
|6     |LUT6     |    11|
|7     |MULT_AND |    44|
|8     |MUXCY    |   118|
|9     |SRL16E   |     7|
|10    |XORCY    |   113|
|11    |FDE      |    81|
|12    |FDRE     |   129|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1166 ; free virtual = 10782
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1212 ; free virtual = 10827
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1212 ; free virtual = 10828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1263 ; free virtual = 10879
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1253 ; free virtual = 10869
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 37 instances
  FDE => FDRE: 81 instances
  MULT_AND => LUT2: 44 instances

Synth Design complete, checksum: 69e52923
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3363.793 ; gain = 25.914 ; free physical = 1429 ; free virtual = 11045
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_sqrt -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1182 ; free virtual = 10794
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/builder/.gen/sources_1/ip/float_sqrt/synth/float_sqrt.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/builder/.gen/sources_1/ip/float_sqrt/synth/float_sqrt.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1209 ; free virtual = 10821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1208 ; free virtual = 10820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.793 ; gain = 0.000 ; free physical = 1202 ; free virtual = 10814
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1147 ; free virtual = 10759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1147 ; free virtual = 10758
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1212 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1211 ; free virtual = 10823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1211 ; free virtual = 10823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1220 ; free virtual = 10833
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized39) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized39) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1218 ; free virtual = 10835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1177 ; free virtual = 10794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1176 ; free virtual = 10793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1175 ; free virtual = 10792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    18|
|2     |LUT2   |    29|
|3     |LUT3   |    77|
|4     |LUT4   |     5|
|5     |LUT5   |     5|
|6     |LUT6   |     1|
|7     |MUXCY  |   125|
|8     |SRL16E |    17|
|9     |XORCY  |   137|
|10    |FDRE   |   259|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1174 ; free virtual = 10791
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1218 ; free virtual = 10835
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1218 ; free virtual = 10835
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1311 ; free virtual = 10928
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1257 ; free virtual = 10875
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 39 instances

Synth Design complete, checksum: db2c5199
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3377.734 ; gain = 13.941 ; free physical = 1429 ; free virtual = 11046
INFO: [Coretcl 2-1174] Renamed 117 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_to_fixed13 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1185 ; free virtual = 10797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed13' [/home/builder/.gen/sources_1/ip/float_to_fixed13/synth/float_to_fixed13.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed13' (0#1) [/home/builder/.gen/sources_1/ip/float_to_fixed13/synth/float_to_fixed13.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[14] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[13] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[12] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[11] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[10] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[9] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[8] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[7] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[6] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[5] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[4] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[3] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[2] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[1] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[0] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 10823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 10823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 10823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3377.734 ; gain = 0.000 ; free physical = 1204 ; free virtual = 10817
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3389.707 ; gain = 0.000 ; free physical = 1154 ; free virtual = 10767
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FDE => FDRE: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3389.707 ; gain = 0.000 ; free physical = 1154 ; free virtual = 10767
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1216 ; free virtual = 10830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1216 ; free virtual = 10830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1216 ; free virtual = 10830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1212 ; free virtual = 10825
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized12) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized12) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1206 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1165 ; free virtual = 10783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1164 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1164 ; free virtual = 10782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |    16|
|2     |LUT3   |    10|
|3     |LUT4   |    24|
|4     |LUT5   |    14|
|5     |LUT6   |    15|
|6     |MUXCY  |    16|
|7     |SRL16E |     1|
|8     |XORCY  |    13|
|9     |FDE    |     3|
|10    |FDRE   |    98|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1163 ; free virtual = 10781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3389.707 ; gain = 0.000 ; free physical = 1209 ; free virtual = 10827
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1209 ; free virtual = 10827
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3389.707 ; gain = 0.000 ; free physical = 1206 ; free virtual = 10823
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3389.707 ; gain = 0.000 ; free physical = 1247 ; free virtual = 10865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances
  FDE => FDRE: 3 instances

Synth Design complete, checksum: 153b7a94
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3389.707 ; gain = 11.973 ; free physical = 1406 ; free virtual = 11024
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top pixel_bram -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3389.707 ; gain = 0.000 ; free physical = 1189 ; free virtual = 10779
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pixel_bram' [/home/builder/.gen/sources_1/ip/pixel_bram/synth/pixel_bram.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: pixel_bram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 196608 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 196608 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 196608 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 196608 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 90 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.737328 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/builder/.gen/sources_1/ip/pixel_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/builder/.gen/sources_1/ip/pixel_bram/synth/pixel_bram.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'pixel_bram' (0#1) [/home/builder/.gen/sources_1/ip/pixel_bram/synth/pixel_bram.vhd:71]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized62 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3416.695 ; gain = 26.988 ; free physical = 1125 ; free virtual = 10715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3419.664 ; gain = 29.957 ; free physical = 1125 ; free virtual = 10715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3419.664 ; gain = 29.957 ; free physical = 1125 ; free virtual = 10715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3419.664 ; gain = 0.000 ; free physical = 1113 ; free virtual = 10703
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.125 ; gain = 0.000 ; free physical = 1068 ; free virtual = 10658
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3550.125 ; gain = 0.000 ; free physical = 1068 ; free virtual = 10658
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1173 ; free virtual = 10763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1173 ; free virtual = 10764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1173 ; free virtual = 10763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1166 ; free virtual = 10757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1155 ; free virtual = 10758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1111 ; free virtual = 10715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1108 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1108 ; free virtual = 10711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     3|
|2     |LUT3     |     3|
|3     |LUT5     |    64|
|4     |LUT6     |   156|
|5     |MUXF7    |    54|
|6     |MUXF8    |    27|
|7     |RAMB36E1 |    90|
|10    |FDRE     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1122 ; free virtual = 10725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4314 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3550.125 ; gain = 29.957 ; free physical = 1162 ; free virtual = 10765
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1162 ; free virtual = 10765
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.125 ; gain = 0.000 ; free physical = 1254 ; free virtual = 10857
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram_ooc.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3550.125 ; gain = 0.000 ; free physical = 1200 ; free virtual = 10804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8e4103c5
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 3550.125 ; gain = 160.418 ; free physical = 1368 ; free virtual = 10972
INFO: [Coretcl 2-1174] Renamed 144 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:03:47 ; elapsed = 00:03:23 . Memory (MB): peak = 3550.125 ; gain = 889.516 ; free physical = 1445 ; free virtual = 11040
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-9971] redeclaration of ansi port 'clk_divider' is not allowed [/tmp/tmp.3464zh/src/divider.sv:79]
WARNING: [Synth 8-6901] identifier 'instruction_out' is used before its declaration [/tmp/tmp.3464zh/src/instruction_bank.sv:26]
WARNING: [Synth 8-6901] identifier 'instruction_out' is used before its declaration [/tmp/tmp.3464zh/src/instruction_bank.sv:28]
WARNING: [Synth 8-6901] identifier 'stall' is used before its declaration [/tmp/tmp.3464zh/src/iprocessor.sv:29]
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [/tmp/tmp.3464zh/src/iprocessor.sv:76]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'raycaster' with formal parameter declaration list [/tmp/tmp.3464zh/src/raycaster.sv:40]
WARNING: [Synth 8-6901] identifier 'p_raycast_valid' is used before its declaration [/tmp/tmp.3464zh/src/raycaster.sv:664]
WARNING: [Synth 8-6901] identifier 'COMPARE_STAGES' is used before its declaration [/tmp/tmp.3464zh/src/raycaster.sv:664]
WARNING: [Synth 8-6901] identifier 'p_raycast_shape_addr' is used before its declaration [/tmp/tmp.3464zh/src/raycaster.sv:665]
WARNING: [Synth 8-6901] identifier 'COMPARE_STAGES' is used before its declaration [/tmp/tmp.3464zh/src/raycaster.sv:665]
WARNING: [Synth 8-6901] identifier 'best_shape_addr' is used before its declaration [/tmp/tmp.3464zh/src/raycaster.sv:675]
WARNING: [Synth 8-6901] identifier 'pixel_x' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:33]
WARNING: [Synth 8-6901] identifier 'pixel_y' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:34]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:82]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:85]
WARNING: [Synth 8-6901] identifier 'valid_inc_ray_y' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:89]
WARNING: [Synth 8-6901] identifier 'inc_ray_y' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:93]
WARNING: [Synth 8-6901] identifier 'valid_inc_ray_x' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:96]
WARNING: [Synth 8-6901] identifier 'inc_ray_x' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:98]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:107]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_out' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:109]
WARNING: [Synth 8-6901] identifier 'shape_cast_hit' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:111]
WARNING: [Synth 8-6901] identifier 'shape_cast_intersection' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:112]
WARNING: [Synth 8-6901] identifier 'shape_cast_intersection' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:113]
WARNING: [Synth 8-6901] identifier 'shape_cast_intersection' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:114]
WARNING: [Synth 8-6901] identifier 'shape_cast_hit' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:119]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:121]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:126]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:128]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_out' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:130]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:138]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.3464zh/src/raytracing_controller.sv:142]
WARNING: [Synth 8-6901] identifier 'p_btnu' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:45]
WARNING: [Synth 8-6901] identifier 'c_btnu' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:47]
WARNING: [Synth 8-6901] identifier 'mem_ready' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:48]
WARNING: [Synth 8-6901] identifier 'ray_busy' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:49]
WARNING: [Synth 8-6901] identifier 'pixel_write_enable' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:83]
WARNING: [Synth 8-6901] identifier 'hcount' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:87]
WARNING: [Synth 8-6901] identifier 'vcount' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:88]
WARNING: [Synth 8-6901] identifier 'pixel_write' is used before its declaration [/tmp/tmp.3464zh/src/top_level.sv:91]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'float_multiply' [./.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_multiply_stub.v:15]
INFO: [Synth 8-9937] previous definition of design element 'float_multiply' is here [/tmp/tmp.3464zh/ip/float_multiply/float_multiply_stub.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1118 ; free virtual = 10693
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.3464zh/src/top_level.sv:18]
INFO: [Synth 8-6157] synthesizing module 'iprocessor' [/tmp/tmp.3464zh/src/iprocessor.sv:6]
INFO: [Synth 8-6157] synthesizing module 'instruction_bank' [/tmp/tmp.3464zh/src/instruction_bank.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.3464zh/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: main.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'main.mem' is read successfully [/tmp/tmp.3464zh/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.3464zh/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'instruction_bank' (0#1) [/tmp/tmp.3464zh/src/instruction_bank.sv:7]
INFO: [Synth 8-6157] synthesizing module 'parser' [/tmp/tmp.3464zh/src/parser.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'parser' (0#1) [/tmp/tmp.3464zh/src/parser.sv:7]
INFO: [Synth 8-6157] synthesizing module 'execute' [/tmp/tmp.3464zh/src/execute.sv:6]
INFO: [Synth 8-6157] synthesizing module 'memory_bank_single' [/tmp/tmp.3464zh/src/memory_bank_single.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/memory_bank_single.sv:153]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/memory_bank_single.sv:168]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/memory_bank_single.sv:260]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/memory_bank_single.sv:301]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/memory_bank_single.sv:367]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/memory_bank_single.sv:384]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 182 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 130 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' [/tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 176 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' (0#1) [/tmp/tmp.3464zh/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'memory_bank_single' (0#1) [/tmp/tmp.3464zh/src/memory_bank_single.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'execute' (0#1) [/tmp/tmp.3464zh/src/execute.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'iprocessor' (0#1) [/tmp/tmp.3464zh/src/iprocessor.sv:6]
INFO: [Synth 8-6157] synthesizing module 'raytracing_controller' [/tmp/tmp.3464zh/src/raytracing_controller.sv:8]
INFO: [Synth 8-6157] synthesizing module 'float_add_sub' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_add_sub_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_add_sub' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_add_sub_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'all_shapes_raycaster' [/tmp/tmp.3464zh/src/raycaster.sv:604]
INFO: [Synth 8-6157] synthesizing module 'raycaster' [/tmp/tmp.3464zh/src/raycaster.sv:16]
INFO: [Synth 8-6157] synthesizing module 'pipe' [/tmp/tmp.3464zh/src/pipe.sv:2]
	Parameter LENGTH bound to: 155 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe' (0#1) [/tmp/tmp.3464zh/src/pipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipe__parameterized0' [/tmp/tmp.3464zh/src/pipe.sv:2]
	Parameter LENGTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe__parameterized0' (0#1) [/tmp/tmp.3464zh/src/pipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipe__parameterized1' [/tmp/tmp.3464zh/src/pipe.sv:2]
	Parameter LENGTH bound to: 206 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe__parameterized1' (0#1) [/tmp/tmp.3464zh/src/pipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'translate' [/tmp/tmp.3464zh/src/primitives.sv:716]
INFO: [Synth 8-6155] done synthesizing module 'translate' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:716]
INFO: [Synth 8-6157] synthesizing module 'rotate_inv' [/tmp/tmp.3464zh/src/primitives.sv:650]
INFO: [Synth 8-6157] synthesizing module 'quaternion_mult' [/tmp/tmp.3464zh/src/primitives.sv:295]
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_multiply_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_multiply_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_r2' [/tmp/tmp.3464zh/src/primitives.sv:361]
WARNING: [Synth 8-7023] instance 'add_r2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:361]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_result_tdata' does not match port width (16) of module 'float_add_sub' [/tmp/tmp.3464zh/src/primitives.sv:386]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_cr' [/tmp/tmp.3464zh/src/primitives.sv:377]
WARNING: [Synth 8-7023] instance 'add_cr' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:377]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_i1' [/tmp/tmp.3464zh/src/primitives.sv:412]
WARNING: [Synth 8-7023] instance 'add_i1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:412]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_i2' [/tmp/tmp.3464zh/src/primitives.sv:423]
WARNING: [Synth 8-7023] instance 'add_i2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:423]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_ci' [/tmp/tmp.3464zh/src/primitives.sv:438]
WARNING: [Synth 8-7023] instance 'add_ci' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:438]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_j1' [/tmp/tmp.3464zh/src/primitives.sv:474]
WARNING: [Synth 8-7023] instance 'add_j1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:474]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_j2' [/tmp/tmp.3464zh/src/primitives.sv:485]
WARNING: [Synth 8-7023] instance 'add_j2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:485]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_cj' [/tmp/tmp.3464zh/src/primitives.sv:500]
WARNING: [Synth 8-7023] instance 'add_cj' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:500]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_k1' [/tmp/tmp.3464zh/src/primitives.sv:537]
WARNING: [Synth 8-7023] instance 'add_k1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:537]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_k2' [/tmp/tmp.3464zh/src/primitives.sv:548]
WARNING: [Synth 8-7023] instance 'add_k2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:548]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_ck' [/tmp/tmp.3464zh/src/primitives.sv:562]
WARNING: [Synth 8-7023] instance 'add_ck' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/primitives.sv:562]
INFO: [Synth 8-6155] done synthesizing module 'quaternion_mult' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:295]
INFO: [Synth 8-6155] done synthesizing module 'rotate_inv' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:650]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.3464zh/src/primitives.sv:751]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:751]
INFO: [Synth 8-6157] synthesizing module 'sphere_quadratic' [/tmp/tmp.3464zh/src/conics.sv:262]
INFO: [Synth 8-6157] synthesizing module 'signed_double_dot_product' [/tmp/tmp.3464zh/src/primitives.sv:247]
INFO: [Synth 8-6157] synthesizing module 'signed_dot_product' [/tmp/tmp.3464zh/src/primitives.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'signed_dot_product' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'signed_double_dot_product' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:247]
INFO: [Synth 8-6157] synthesizing module 'pipe__parameterized2' [/tmp/tmp.3464zh/src/pipe.sv:2]
	Parameter LENGTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe__parameterized2' (0#1) [/tmp/tmp.3464zh/src/pipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mult_elementwise' [/tmp/tmp.3464zh/src/primitives.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mult_elementwise' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sphere_quadratic' (0#1) [/tmp/tmp.3464zh/src/conics.sv:262]
INFO: [Synth 8-6157] synthesizing module 'dot_product' [/tmp/tmp.3464zh/src/primitives.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'dot_product' (0#1) [/tmp/tmp.3464zh/src/primitives.sv:42]
WARNING: [Synth 8-324] index 30 out of range [/tmp/tmp.3464zh/src/raycaster.sv:262]
WARNING: [Synth 8-324] index 30 out of range [/tmp/tmp.3464zh/src/raycaster.sv:263]
INFO: [Synth 8-6157] synthesizing module 'quadratic_solver_smallest_positive' [/tmp/tmp.3464zh/src/conics.sv:18]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 's1_mult_b_b' [/tmp/tmp.3464zh/src/conics.sv:50]
WARNING: [Synth 8-7023] instance 's1_mult_b_b' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/conics.sv:50]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 's1_mult_2a_2c' [/tmp/tmp.3464zh/src/conics.sv:60]
WARNING: [Synth 8-7023] instance 's1_mult_2a_2c' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/conics.sv:60]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's2_sub_b_sq_4ac' [/tmp/tmp.3464zh/src/conics.sv:90]
WARNING: [Synth 8-7023] instance 's2_sub_b_sq_4ac' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/conics.sv:90]
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_sqrt_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_sqrt_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_sqrt' is unconnected for instance 's3_sqrt_of_discrim' [/tmp/tmp.3464zh/src/conics.sv:125]
WARNING: [Synth 8-7023] instance 's3_sqrt_of_discrim' of module 'float_sqrt' has 5 connections declared, but only 4 given [/tmp/tmp.3464zh/src/conics.sv:125]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's4_sub_t1_num' [/tmp/tmp.3464zh/src/conics.sv:154]
WARNING: [Synth 8-7023] instance 's4_sub_t1_num' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/conics.sv:154]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's4_add_t2_num' [/tmp/tmp.3464zh/src/conics.sv:166]
WARNING: [Synth 8-7023] instance 's4_add_t2_num' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/conics.sv:166]
INFO: [Synth 8-6157] synthesizing module 'float_divide' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_divide_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_divide' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_divide_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_divide' is unconnected for instance 's5_divide_t1' [/tmp/tmp.3464zh/src/conics.sv:202]
WARNING: [Synth 8-7023] instance 's5_divide_t1' of module 'float_divide' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/conics.sv:202]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_divide' is unconnected for instance 's5_divide_t2' [/tmp/tmp.3464zh/src/conics.sv:212]
WARNING: [Synth 8-7023] instance 's5_divide_t2' of module 'float_divide' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/conics.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'quadratic_solver_smallest_positive' (0#1) [/tmp/tmp.3464zh/src/conics.sv:18]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'p4_mult_sq_distance' [/tmp/tmp.3464zh/src/raycaster.sv:338]
WARNING: [Synth 8-7023] instance 'p4_mult_sq_distance' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.3464zh/src/raycaster.sv:338]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.3464zh/src/raycaster.sv:465]
INFO: [Synth 8-6157] synthesizing module 'pipe__parameterized3' [/tmp/tmp.3464zh/src/pipe.sv:2]
	Parameter LENGTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe__parameterized3' (0#1) [/tmp/tmp.3464zh/src/pipe.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'raycaster' (0#1) [/tmp/tmp.3464zh/src/raycaster.sv:16]
INFO: [Synth 8-6157] synthesizing module 'float_compare' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_compare_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_compare' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/float_compare_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_compare' is unconnected for instance 'compare_raycast_best' [/tmp/tmp.3464zh/src/raycaster.sv:760]
WARNING: [Synth 8-7023] instance 'compare_raycast_best' of module 'float_compare' has 9 connections declared, but only 8 given [/tmp/tmp.3464zh/src/raycaster.sv:760]
INFO: [Synth 8-6155] done synthesizing module 'all_shapes_raycaster' (0#1) [/tmp/tmp.3464zh/src/raycaster.sv:604]
INFO: [Synth 8-6155] done synthesizing module 'raytracing_controller' (0#1) [/tmp/tmp.3464zh/src/raytracing_controller.sv:8]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/clk_divider_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/clk_divider_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.3464zh/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.3464zh/src/vga.sv:18]
WARNING: [Synth 8-689] width (16) of port connection 'hcount_out' does not match port width (11) of module 'vga' [/tmp/tmp.3464zh/src/top_level.sv:144]
WARNING: [Synth 8-689] width (16) of port connection 'vcount_out' does not match port width (10) of module 'vga' [/tmp/tmp.3464zh/src/top_level.sv:145]
WARNING: [Synth 8-7071] port 'pause' of module 'vga' is unconnected for instance 'vga_gen' [/tmp/tmp.3464zh/src/top_level.sv:141]
WARNING: [Synth 8-7023] instance 'vga_gen' of module 'vga' has 8 connections declared, but only 7 given [/tmp/tmp.3464zh/src/top_level.sv:141]
INFO: [Synth 8-6157] synthesizing module 'button' [/tmp/tmp.3464zh/src/button.sv:2]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/tmp/tmp.3464zh/src/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/tmp/tmp.3464zh/src/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'pulse' [/tmp/tmp.3464zh/src/button.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'pulse' (0#1) [/tmp/tmp.3464zh/src/button.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'button' (0#1) [/tmp/tmp.3464zh/src/button.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pixel_bram' [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/pixel_bram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_bram' (0#1) [/home/builder/.Xil/Vivado-3347695-EECS-DIGITAL-44/realtime/pixel_bram_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.3464zh/src/seven_segement_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.3464zh/src/seven_segement_controller.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.3464zh/src/seven_segement_controller.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.3464zh/src/seven_segement_controller.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.3464zh/src/top_level.sv:18]
WARNING: [Synth 8-6014] Unused sequential element dInst_4_bypass_reg[sType] was removed.  [/tmp/tmp.3464zh/src/memory_bank_single.sv:144]
WARNING: [Synth 8-6014] Unused sequential element dInst_4_bypass_reg[prop] was removed.  [/tmp/tmp.3464zh/src/memory_bank_single.sv:144]
WARNING: [Synth 8-6014] Unused sequential element dInst_4_bypass_reg[prop2] was removed.  [/tmp/tmp.3464zh/src/memory_bank_single.sv:144]
WARNING: [Synth 8-6014] Unused sequential element dInst_4_bypass_reg[data] was removed.  [/tmp/tmp.3464zh/src/memory_bank_single.sv:144]
WARNING: [Synth 8-6014] Unused sequential element dInst_4_bypass_reg[data2] was removed.  [/tmp/tmp.3464zh/src/memory_bank_single.sv:144]
WARNING: [Synth 8-3848] Net cr in module/entity quaternion_mult does not have driver. [/tmp/tmp.3464zh/src/primitives.sv:374]
WARNING: [Synth 8-5856] 3D RAM rot_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  rot_reg 
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[14] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[13] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[12] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[11] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[10] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[9] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[8] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[7] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[6] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[5] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[4] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[3] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[2] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[1] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s5_valid_reg[0] was removed.  [/tmp/tmp.3464zh/src/conics.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s6_valid_reg was removed.  [/tmp/tmp.3464zh/src/conics.sv:248]
WARNING: [Synth 8-87] always_comb on 's5_s6_t_reg' did not result in combinational logic [/tmp/tmp.3464zh/src/conics.sv:231]
WARNING: [Synth 8-3848] Net valid_out in module/entity quadratic_solver_smallest_positive does not have driver. [/tmp/tmp.3464zh/src/conics.sv:25]
WARNING: [Synth 8-5856] 3D RAM p1_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_src_reg 
WARNING: [Synth 8-5856] 3D RAM p1_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_dir_reg 
WARNING: [Synth 8-5856] 3D RAM p1_rot_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_rot_reg 
WARNING: [Synth 8-5856] 3D RAM p1_scale_inv_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_scale_inv_reg 
WARNING: [Synth 8-5856] 3D RAM p1_ps1_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p1_ps1_dir_reg 
WARNING: [Synth 8-5856] 3D RAM p2_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_src_reg 
WARNING: [Synth 8-5856] 3D RAM p2_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_dir_reg 
WARNING: [Synth 8-5856] 3D RAM p2_src_transform_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_src_transform_reg 
WARNING: [Synth 8-5856] 3D RAM p2_dir_transform_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_dir_transform_reg 
WARNING: [Synth 8-5856] 3D RAM p2_rot_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p2_rot_reg 
WARNING: [Synth 8-5856] 3D RAM p3_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_src_reg 
WARNING: [Synth 8-5856] 3D RAM p3_dir_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_dir_reg 
WARNING: [Synth 8-5856] 3D RAM p3_src_transform_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_src_transform_reg 
WARNING: [Synth 8-5856] 3D RAM p3_dir_transform_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_dir_transform_reg 
WARNING: [Synth 8-5856] 3D RAM p3_rot_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p3_rot_reg 
WARNING: [Synth 8-5856] 3D RAM p4_rot_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p4_rot_reg 
WARNING: [Synth 8-5856] 3D RAM p4_ps1_src_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p4_ps1_src_reg 
WARNING: [Synth 8-5856] 3D RAM p4_ps1_src_transform_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p4_ps1_src_transform_reg 
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[57][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[57][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[57][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[57][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[56][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[56][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[56][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[56][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[55][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[55][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[55][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[55][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[54][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[54][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[54][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[54][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[53][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[53][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[53][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[53][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[52][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[52][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[52][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[52][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[51][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[51][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[51][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[51][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[50][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[50][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[50][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[50][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[49][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[49][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[49][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[49][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[48][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[48][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[48][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[48][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[47][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[47][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[47][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[47][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[46][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[46][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[46][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[46][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[45][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[45][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[45][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[45][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[44][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[44][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[44][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[44][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[43][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[43][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[43][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[43][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[42][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[42][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[42][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[42][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[41][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[41][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[41][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[41][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[40][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[40][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[40][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[40][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[39][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[39][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[39][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[39][0] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[38][3] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[38][2] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
WARNING: [Synth 8-6014] Unused sequential element p1_rot_reg[38][1] was removed.  [/tmp/tmp.3464zh/src/raycaster.sv:77]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5856] 3D RAM p_raycast_intersection_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  p_raycast_intersection_reg 
WARNING: [Synth 8-3848] Net valid_light_2 in module/entity raytracing_controller does not have driver. [/tmp/tmp.3464zh/src/raytracing_controller.sv:48]
WARNING: [Synth 8-7129] Port rst in module translate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module scale is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid_out in module quadratic_solver_smallest_positive is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module quadratic_solver_smallest_positive is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module dot_product is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mult_elementwise is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module signed_dot_product is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][15] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][14] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][13] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][12] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][11] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][10] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][9] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][8] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][7] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][6] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][5] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][4] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][3] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][2] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][1] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0][0] in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module quaternion_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[lIndex][5] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[lIndex][4] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[lIndex][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[lIndex][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[lIndex][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[lIndex][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][18] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][17] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][16] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][15] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][14] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][13] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][12] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][11] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][10] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][9] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][8] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][7] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][6] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][5] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][4] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sIndex][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sType][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sType][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sType][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[sType][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop][4] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop2][4] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop2][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop2][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop2][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[prop2][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][15] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][14] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][13] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][12] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][11] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][10] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][9] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][8] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][7] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][6] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][5] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][4] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][15] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][14] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][13] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][12] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][11] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][10] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][9] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][8] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][7] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][6] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][5] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][4] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][3] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][2] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port execInst[data2][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port cur_light[lType][1] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port cur_light[lType][0] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port cur_light[xloc][15] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port cur_light[xloc][14] in module raytracing_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port cur_light[xloc][13] in module raytracing_controller is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1166 ; free virtual = 10742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1154 ; free virtual = 10730
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider/clk_divider_in_context.xdc] for cell 'clk_div'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider/clk_divider_in_context.xdc] for cell 'clk_div'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/translate_src/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/translate_src/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/translate_src/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/translate_src/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/translate_src/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/translate_src/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ci'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ci'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_x_y_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_x_y_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_2_x_y_z_1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/add_src_src_2_x_y_z_1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/add_a_b_x_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/add_a_b_x_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/add_dir_sq_x_y_z'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/add_dir_sq_x_y_z'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s2_sub_b_sq_4ac'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s2_sub_b_sq_4ac'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s4_sub_t1_num'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s4_sub_t1_num'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s4_add_t2_num'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s4_add_t2_num'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[0].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[0].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[1].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[1].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[2].add_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[2].add_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/add_ray_x'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/add_ray_x'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/add_ray_y'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub/float_add_sub_in_context.xdc] for cell 'controller/add_ray_y'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare/float_compare_in_context.xdc] for cell 'controller/shape_cast/compare_raycast_best'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare/float_compare_in_context.xdc] for cell 'controller/shape_cast/compare_raycast_best'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s5_divide_t1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s5_divide_t1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s5_divide_t2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide/float_divide_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s5_divide_t2'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_src/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_src/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_src/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_src/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_src/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_src/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_dir/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_dir/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_dir/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_dir/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_dir/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/scl_dir/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/mult_src_src/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/mult_src_src/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/mult_src_src/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/mult_src_src/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/mult_src_src/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/sphere_quad/mult_src_src/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/genblk1[0].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/genblk1[0].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/genblk1[1].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/genblk1[1].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/genblk1[2].mult_a_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p3_dp_dot/genblk1[2].mult_a_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s1_mult_b_b'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s1_mult_b_b'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s1_mult_2a_2c'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s1_mult_2a_2c'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[0].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[0].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[1].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[1].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[2].mult'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[2].mult'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_t'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_t_t'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_sq_distance'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply/float_multiply_in_context.xdc] for cell 'controller/shape_cast/raycast/p4_mult_sq_distance'
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s3_sqrt_of_discrim'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'controller/shape_cast/raycast/quad_solver/s3_sqrt_of_discrim'
Parsing XDC File [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram/pixel_bram_in_context.xdc] for cell 'pix_bram'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram/pixel_bram_in_context.xdc] for cell 'pix_bram'
Parsing XDC File [/tmp/tmp.3464zh/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.3464zh/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.3464zh/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1063 ; free virtual = 10639
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1063 ; free virtual = 10639
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pix_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/add_ray_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/add_ray_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/compare_raycast_best' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_sq_distance' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_t' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p3_dp_dot/add_a_b_x_y' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p3_dp_dot/add_dir_sq_x_y_z' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p3_dp_dot/genblk1[0].mult_a_b' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p3_dp_dot/genblk1[1].mult_a_b' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p3_dp_dot/genblk1[2].mult_a_b' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[0].add_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[1].add_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_add_t_dir_src/genblk1[2].add_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[0].add_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[1].add_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_add_t_dir_src_transform/genblk1[2].add_x' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[0].mult' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[1].mult' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_dir/genblk1[2].mult' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[0].mult' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[1].mult' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/p4_mult_t_dir_transform/genblk1[2].mult' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s1_mult_2a_2c' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s1_mult_b_b' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s2_sub_b_sq_4ac' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s3_sqrt_of_discrim' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s4_add_t2_num' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s4_sub_t1_num' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s5_divide_t1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/quad_solver/s5_divide_t2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ci' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ck' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[0].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[1].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[2].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk1[3].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[0].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[1].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[2].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk2[3].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[0].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[1].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[2].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk3[3].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[0].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[1].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[2].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/genblk4[3].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ci' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[0].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[1].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[2].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk1[3].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[0].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[1].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[2].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk2[3].multi' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[0].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[1].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[2].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk3[3].multj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[0].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[1].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[2].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/genblk4[3].multk' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ci' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cj' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ck' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r2' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/genblk1[0].multr' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1179 ; free virtual = 10756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1179 ; free virtual = 10756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/builder/.gen/sources_1/ip/clk_divider/clk_divider/clk_divider_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/builder/.gen/sources_1/ip/clk_divider/clk_divider/clk_divider_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p3_dp_dot/add_a_b_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ci. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_ck. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_cr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_src_dir/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p3_dp_dot/add_dir_sq_x_y_z. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_i2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_j2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_k2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/add_r2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/add_ray_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/add_ray_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/add_src_src_2_x_y_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/add_src_src_x_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/add_src_src_x_y_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/add_src_src_z_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/translate_src/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_add_t_dir_src/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_add_t_dir_src_transform/\genblk1[0].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/translate_src/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_add_t_dir_src/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_add_t_dir_src_transform/\genblk1[1].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/translate_src/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_add_t_dir_src/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_add_t_dir_src_transform/\genblk1[2].add_x . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s2_sub_b_sq_4ac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s4_add_t2_num. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s4_sub_t1_num. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/compare_raycast_best. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s5_divide_t1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s5_divide_t2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/scl_src/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/scl_dir/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_dir/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_dir_transform/\genblk1[0].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/mult_src_src/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p3_dp_dot/\genblk1[0].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[0].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/scl_src/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/scl_dir/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_dir/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_dir_transform/\genblk1[1].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/mult_src_src/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p3_dp_dot/\genblk1[1].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[1].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/scl_src/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/scl_dir/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_dir/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_dir_transform/\genblk1[2].mult . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_dir/dp/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/ddp_src_dir/dp/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/sphere_quad/mult_src_src/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p3_dp_dot/\genblk1[2].mult_a_b . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[2].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk1[3].multr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[0].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[1].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[2].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk2[3].multi . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[0].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[1].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[2].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk3[3].multj . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[0].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[1].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[2].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_src/mult_rot_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/rinv_dir/mult_rot_q_rot_inv/\genblk4[3].multk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_sq_distance. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/p4_mult_t_t. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s1_mult_2a_2c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s1_mult_b_b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for controller/shape_cast/raycast/quad_solver/s3_sqrt_of_discrim. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pix_bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1179 ; free virtual = 10756
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'instruction_bank'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'memory_bank_single'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 | 00000000000000000000000000000000
                  iSTATE |                               10 | 00000000000000000000000000000001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'instruction_bank'
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[iType]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[lIndex]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[sIndex]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[sType]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[prop]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[prop2]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[data]' [/tmp/tmp.3464zh/src/parser.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'nextDInst_reg[data2]' [/tmp/tmp.3464zh/src/parser.sv:27]
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized1:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 | 00000000000000000000000000000000
                  iSTATE |                              010 | 00000000000000000000000000000001
*
                 iSTATE1 |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'memory_bank_single'
WARNING: [Synth 8-327] inferring latch for variable 'addr_light_reg' [/tmp/tmp.3464zh/src/memory_bank_single.sv:372]
WARNING: [Synth 8-327] inferring latch for variable 'addr_geometry_reg' [/tmp/tmp.3464zh/src/memory_bank_single.sv:369]
WARNING: [Synth 8-327] inferring latch for variable 's5_s6_t_reg' [/tmp/tmp.3464zh/src/conics.sv:231]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1164 ; free virtual = 10743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/decode/nextDInst_reg[lIndex][5]  is always disabled
WARNING: [Synth 8-3332] Sequential element (addr_light_reg[0]) is unused and will be removed from module memory_bank_single.
WARNING: [Synth 8-3332] Sequential element (addr_geometry_reg[0]) is unused and will be removed from module memory_bank_single.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1122 ; free virtual = 10726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1083 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_divider    |         1|
|2     |pixel_bram     |         1|
|3     |float_add_sub  |        74|
|4     |float_compare  |         1|
|5     |float_multiply |        92|
|6     |float_sqrt     |         1|
|7     |float_divide   |         2|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_divider    |     1|
|2     |float_add_sub  |    74|
|76    |float_compare  |     1|
|77    |float_divide   |     2|
|79    |float_multiply |    92|
|171   |float_sqrt     |     1|
|172   |pixel_bram     |     1|
|173   |CARRY4         |    30|
|174   |LUT1           |    27|
|175   |LUT2           |    78|
|176   |LUT3           |    79|
|177   |LUT4           |   198|
|178   |LUT5           |   204|
|179   |LUT6           |   259|
|180   |RAM16X1S       |    22|
|181   |RAMB18E1       |     1|
|182   |RAMB36E1       |     7|
|183   |SRL16E         |   169|
|184   |SRLC32E        |   979|
|185   |FDRE           |  1846|
|186   |FDSE           |    35|
|187   |LD             |    58|
|188   |LDC            |     2|
|189   |LDP            |     2|
|190   |IBUF           |     4|
|191   |OBUF           |    33|
|192   |OBUFT          |    12|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1072 ; free virtual = 10676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1111 ; free virtual = 10715
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1111 ; free virtual = 10715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.dcp' for cell 'clk_div'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/pixel_bram/pixel_bram.dcp' for cell 'pix_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp' for cell 'controller/add_ray_x'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_compare/float_compare.dcp' for cell 'controller/shape_cast/compare_raycast_best'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp' for cell 'controller/shape_cast/raycast/p4_mult_t_t'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt.dcp' for cell 'controller/shape_cast/raycast/quad_solver/s3_sqrt_of_discrim'
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp' for cell 'controller/shape_cast/raycast/quad_solver/s5_divide_t1'
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3566.133 ; gain = 0.000 ; free physical = 1113 ; free virtual = 10717
INFO: [Netlist 29-17] Analyzing 5388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'clk_div/inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'clk_div/inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'clk_div/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'clk_div/inst'
Parsing XDC File [/tmp/tmp.3464zh/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.3464zh/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_compare/float_compare.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp'
INFO: [Common 17-14] Message 'Project 1-538' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3634.945 ; gain = 0.000 ; free physical = 992 ; free virtual = 10596
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LD => LDCE: 58 instances
  LDC => LDCE: 2 instances
  LDP => LDPE: 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 22 instances

Synth Design complete, checksum: 660f03f0
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 513 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:14 . Memory (MB): peak = 3634.945 ; gain = 84.820 ; free physical = 1161 ; free virtual = 10765
# report_timing -file /tmp/tmp.3464zh/obj/synthrpt_report_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
report_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3650.879 ; gain = 15.934 ; free physical = 1037 ; free virtual = 10641
# report_timing_summary -file /tmp/tmp.3464zh/obj/synthrpt_report_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file /tmp/tmp.3464zh/obj/synthrpt_report_utilization.rpt
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3730.910 ; gain = 64.031 ; free physical = 988 ; free virtual = 10592

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17960de82

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3730.910 ; gain = 0.000 ; free physical = 988 ; free virtual = 10592

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter controller/shape_cast/raycast/sphere_quad/add_src_src_2_x_y_z_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]_i_1__3 into driver instance controller/shape_cast/raycast/sphere_quad/add_src_src_2_x_y_z_1/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[5]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter controller/shape_cast/raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]_i_1__3 into driver instance controller/shape_cast/raycast/sphere_quad/ddp_dir/add_dir_sq_x_y_z/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[5]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter controller/shape_cast/raycast/sphere_quad/ddp_src_dir/add_dir_sq_x_y_z/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[3]_i_1__3 into driver instance controller/shape_cast/raycast/sphere_quad/ddp_src_dir/add_dir_sq_x_y_z/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q[5]_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter vga_gen/vcount_out[9]_i_2 into driver instance vga_gen/hcount_out[10]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cd0b4ac6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 940 ; free virtual = 10543
INFO: [Opt 31-389] Phase Retarget created 2827 cells and removed 3490 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16428c70e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 937 ; free virtual = 10541
INFO: [Opt 31-389] Phase Constant propagation created 935 cells and removed 6126 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1522c183b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 931 ; free virtual = 10535
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 27323 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1522c183b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 929 ; free virtual = 10533
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 175c2e694

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 929 ; free virtual = 10533
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cf7339f4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 929 ; free virtual = 10533
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2827  |            3490  |                                              1  |
|  Constant propagation         |             935  |            6126  |                                              0  |
|  Sweep                        |               0  |           27323  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 929 ; free virtual = 10533
Ending Logic Optimization Task | Checksum: 1cce29bcb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3767.035 ; gain = 0.000 ; free physical = 929 ; free virtual = 10533

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 74 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 84 newly gated: 57 Total Ports: 148
Ending PowerOpt Patch Enables Task | Checksum: 179c12415

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 1053 ; free virtual = 10657
Ending Power Optimization Task | Checksum: 179c12415

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4084.918 ; gain = 317.883 ; free physical = 1080 ; free virtual = 10684

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10a61e9e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545
Ending Final Cleanup Task | Checksum: 10a61e9e8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 1081 ; free virtual = 10685

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 1081 ; free virtual = 10685
Ending Netlist Obfuscation Task | Checksum: 10a61e9e8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 1081 ; free virtual = 10685
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 4084.918 ; gain = 418.039 ; free physical = 1081 ; free virtual = 10685
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 992 ; free virtual = 10595
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95f19842

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 992 ; free virtual = 10595
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 992 ; free virtual = 10596

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd19c143

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 1023 ; free virtual = 10626

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1328d439e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 984 ; free virtual = 10588

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1328d439e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 984 ; free virtual = 10588
Phase 1 Placer Initialization | Checksum: 1328d439e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 983 ; free virtual = 10587

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 117be3c50

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 953 ; free virtual = 10557

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 100093fe3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 948 ; free virtual = 10552

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 100093fe3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 948 ; free virtual = 10552

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 176 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 61 nets or LUTs. Breaked 0 LUT, combined 61 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 947 ; free virtual = 10551

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             61  |                    61  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             61  |                    61  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 13db75f26

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 943 ; free virtual = 10547
Phase 2.4 Global Placement Core | Checksum: 22b32b1ab

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 942 ; free virtual = 10546
Phase 2 Global Placement | Checksum: 22b32b1ab

Time (s): cpu = 00:01:16 ; elapsed = 00:00:32 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 950 ; free virtual = 10554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f083385

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 950 ; free virtual = 10554

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce84f6d0

Time (s): cpu = 00:01:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 932 ; free virtual = 10536

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23ff0a280

Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 932 ; free virtual = 10536

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1937e7f5e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 932 ; free virtual = 10536

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ccaae28c

Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 918 ; free virtual = 10522

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1932a03ff

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 933 ; free virtual = 10538

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 213f9ba9f

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 934 ; free virtual = 10538
Phase 3 Detail Placement | Checksum: 213f9ba9f

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 934 ; free virtual = 10538

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1678788b9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.921 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: f103457d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19939514c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 940 ; free virtual = 10545
Phase 4.1.1.1 BUFG Insertion | Checksum: 1678788b9

Time (s): cpu = 00:02:06 ; elapsed = 00:00:56 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10546

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.921. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1568f47a0

Time (s): cpu = 00:02:07 ; elapsed = 00:00:56 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10546

Time (s): cpu = 00:02:07 ; elapsed = 00:00:56 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10546
Phase 4.1 Post Commit Optimization | Checksum: 1568f47a0

Time (s): cpu = 00:02:07 ; elapsed = 00:00:57 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1568f47a0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:57 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1568f47a0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:57 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545
Phase 4.3 Placer Reporting | Checksum: 1568f47a0

Time (s): cpu = 00:02:08 ; elapsed = 00:00:57 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545

Time (s): cpu = 00:02:08 ; elapsed = 00:00:57 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17f5eac66

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545
Ending Placer Task | Checksum: 14d98646c

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 941 ; free virtual = 10545
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 987 ; free virtual = 10591
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 951 ; free virtual = 10555
# report_clock_utilization -file /tmp/tmp.3464zh/obj/placerpt_report_clock_utilization.rpt
# report_timing -file /tmp/tmp.3464zh/obj/placerpt_report_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
# report_timing_summary -file /tmp/tmp.3464zh/obj/placerpt_report_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file /tmp/tmp.3464zh/obj/placerpt_report_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eaf494e2 ConstDB: 0 ShapeSum: 62a3cf8a RouteDB: 0
Post Restoration Checksum: NetGraph: da091afd NumContArr: 7328e07c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14d31fb79

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 797 ; free virtual = 10401

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14d31fb79

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 760 ; free virtual = 10365

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14d31fb79

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 760 ; free virtual = 10365
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11e5b851b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 738 ; free virtual = 10343
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.107  | TNS=0.000  | WHS=-0.318 | THS=-1894.680|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00243722 %
  Global Horizontal Routing Utilization  = 0.00440466 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34301
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34296
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 8

Phase 2 Router Initialization | Checksum: 9c1745d3

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 712 ; free virtual = 10317

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9c1745d3

Time (s): cpu = 00:01:30 ; elapsed = 00:00:41 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 712 ; free virtual = 10317
Phase 3 Initial Routing | Checksum: 194a241ab

Time (s): cpu = 00:01:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 706 ; free virtual = 10311

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1763
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.310  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a6d1fc37

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 711 ; free virtual = 10316

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.310  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4e06c8a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 711 ; free virtual = 10316
Phase 4 Rip-up And Reroute | Checksum: 1b4e06c8a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 711 ; free virtual = 10316

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b4e06c8a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 711 ; free virtual = 10316

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b4e06c8a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 711 ; free virtual = 10316
Phase 5 Delay and Skew Optimization | Checksum: 1b4e06c8a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 711 ; free virtual = 10316

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24bee974a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 703 ; free virtual = 10307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.310  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 284b824df

Time (s): cpu = 00:02:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 703 ; free virtual = 10307
Phase 6 Post Hold Fix | Checksum: 284b824df

Time (s): cpu = 00:02:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 703 ; free virtual = 10307

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.09514 %
  Global Horizontal Routing Utilization  = 5.95304 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29bfd03d3

Time (s): cpu = 00:02:18 ; elapsed = 00:01:04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 701 ; free virtual = 10306

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29bfd03d3

Time (s): cpu = 00:02:19 ; elapsed = 00:01:04 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 700 ; free virtual = 10304

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d05f3a3b

Time (s): cpu = 00:02:22 ; elapsed = 00:01:06 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 695 ; free virtual = 10300

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.310  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d05f3a3b

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 700 ; free virtual = 10305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:30 ; elapsed = 00:01:08 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 759 ; free virtual = 10364

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:10 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 759 ; free virtual = 10364
# report_drc -file /tmp/tmp.3464zh/obj/routerpt_report_drc.rpt
Command: report_drc -file /tmp/tmp.3464zh/obj/routerpt_report_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/tmp.3464zh/obj/routerpt_report_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 4084.918 ; gain = 0.000 ; free physical = 723 ; free virtual = 10327
# report_power -file /tmp/tmp.3464zh/obj/routerpt_report_power.rpt
Command: report_power -file /tmp/tmp.3464zh/obj/routerpt_report_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_route_status -file /tmp/tmp.3464zh/obj/routerpt_report_route_status.rpt
# report_timing -file /tmp/tmp.3464zh/obj/routerpt_report_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
# report_timing_summary -file /tmp/tmp.3464zh/obj/routerpt_report_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# write_bitstream -force /tmp/tmp.3464zh/obj/out.bit
Command: write_bitstream -force /tmp/tmp.3464zh/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net controller/shape_cast/raycast/quad_solver/s5_s6_t_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin controller/shape_cast/raycast/quad_solver/s5_s6_t_reg[15]_i_2/O, cell controller/shape_cast/raycast/quad_solver/s5_s6_t_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processor/fetch/inst_bank/E[0] is a gated clock net sourced by a combinational pin processor/fetch/inst_bank/nextDInst_reg[sIndex][18]_i_1/O, cell processor/fetch/inst_bank/nextDInst_reg[sIndex][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processor/fetch/inst_bank/output_register.douta_reg_reg[0]_0[0] is a gated clock net sourced by a combinational pin processor/fetch/inst_bank/nextDInst_reg[prop2][4]_i_1/O, cell processor/fetch/inst_bank/nextDInst_reg[prop2][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processor/fetch/inst_bank/output_register.douta_reg_reg[0]_1[0] is a gated clock net sourced by a combinational pin processor/fetch/inst_bank/nextDInst_reg[prop][3]_i_1/O, cell processor/fetch/inst_bank/nextDInst_reg[prop][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processor/fetch/inst_bank/state_reg[1][0] is a gated clock net sourced by a combinational pin processor/fetch/inst_bank/nextDInst_reg[data][15]_i_1/O, cell processor/fetch/inst_bank/nextDInst_reg[data][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.3464zh/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 4265.785 ; gain = 180.867 ; free physical = 676 ; free virtual = 10284
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 13:40:50 2022...
