Analysis & Elaboration report for inverted_residual_block
Thu Aug 06 16:24:05 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "Convolution_dsc:conv_dsc|SHIFT_REGISTER_PW_PS:reg_pw_ps"
  6. Port Connectivity Checks: "Convolution_1_1:conv_11|SHIFT_REGISTER_POS:reg_pos"
  7. Port Connectivity Checks: "Convolution_1_1:conv_11"
  8. Analysis & Elaboration Messages
  9. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Aug 06 16:24:05 2020       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; inverted_residual_block                     ;
; Top-level Entity Name         ; inverted_residual_block                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; 5CSEBA6U23I7            ;                         ;
; Top-level entity name                                                           ; inverted_residual_block ; inverted_residual_block ;
; Family name                                                                     ; Cyclone V               ; Cyclone V               ;
; Maximum processors allowed for parallel compilation                             ; 8                       ;                         ;
; VHDL Show LMF Mapping Messages                                                  ; Off                     ;                         ;
; Verilog Show LMF Mapping Messages                                               ; Off                     ;                         ;
; Verilog Version                                                                 ; SystemVerilog_2005      ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_2008               ; VHDL_1993               ;
; Use smart compilation                                                           ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Off                     ; Off                     ;
; Extract Verilog State Machines                                                  ; On                      ; On                      ;
; Extract VHDL State Machines                                                     ; On                      ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; Parallel Synthesis                                                              ; On                      ; On                      ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                     ; Off                     ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Carry Chain Length                                                              ; 70                      ; 70                      ;
; Auto Carry Chains                                                               ; On                      ; On                      ;
; Auto Open-Drain Pins                                                            ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                      ; On                      ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Connectivity Checks                                                      ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Convolution_dsc:conv_dsc|SHIFT_REGISTER_PW_PS:reg_pw_ps"                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pos[0][5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pos[1][5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Convolution_1_1:conv_11|SHIFT_REGISTER_POS:reg_pos"                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pos[0][5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pos[1][5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Convolution_1_1:conv_11" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; Size_KEX[0] ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 06 16:23:48 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (12021): Found 1 design units, including 1 entities, in source file inverted_residual_block.sv
    Info (12023): Found entity 1: inverted_residual_block File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file main_controller.sv
    Info (12023): Found entity 1: Main_controller File: D:/GitRepo/Memoire/src/Simulation_code/Main_Controller.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file dma.sv
    Info (12023): Found entity 1: DMA File: D:/GitRepo/Memoire/src/Simulation_code/DMA.sv Line: 19
Info (12021): Found 5 design units, including 5 entities, in source file convolution_1_1.sv
    Info (12023): Found entity 1: Convolution_1_1 File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 18
    Info (12023): Found entity 2: SHIFT_REGISTER_PX File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 300
    Info (12023): Found entity 3: SHIFT_REGISTER_WG File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 315
    Info (12023): Found entity 4: SHIFT_REGISTER_POS File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 330
    Info (12023): Found entity 5: RELU6 File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 345
Info (12021): Found 6 design units, including 6 entities, in source file convolution_dsc.sv
    Info (12023): Found entity 1: Convolution_dsc File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 17
    Info (12023): Found entity 2: SHIFT_REGISTER_FMINT File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 483
    Info (12023): Found entity 3: SHIFT_REGISTER_DW_WG File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 498
    Info (12023): Found entity 4: SHIFT_REGISTER_PW_PS File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 513
    Info (12023): Found entity 5: SHIFT_REGISTER_PW_WG File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 528
    Info (12023): Found entity 6: RELU6_DSC File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 543
Info (12021): Found 1 design units, including 1 entities, in source file ram_fmi.sv
    Info (12023): Found entity 1: RAM_FMI File: D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ram_fmint.sv
    Info (12023): Found entity 1: RAM_FMINT File: D:/GitRepo/Memoire/src/Simulation_code/RAM_FMINT.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ram_fmo.sv
    Info (12023): Found entity 1: RAM_FMO File: D:/GitRepo/Memoire/src/Simulation_code/RAM_FMO.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ram_kex.sv
    Info (12023): Found entity 1: RAM_KEX File: D:/GitRepo/Memoire/src/Simulation_code/RAM_KEX.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ram_kdw.sv
    Info (12023): Found entity 1: RAM_KDW File: D:/GitRepo/Memoire/src/Simulation_code/RAM_KDW.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ram_kpw.sv
    Info (12023): Found entity 1: RAM_KPW File: D:/GitRepo/Memoire/src/Simulation_code/RAM_KPW.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file irb_pkg.sv
    Info (12022): Found design unit 1: irb_pkg (SystemVerilog) File: D:/GitRepo/Memoire/src/Simulation_code/irb_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: D:/GitRepo/Memoire/src/Simulation_code/testbench.sv Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file tb_pkg.sv
    Info (12022): Found design unit 1: tb_pkg (SystemVerilog) File: D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv Line: 5
Info (12127): Elaborating entity "inverted_residual_block" for the top level hierarchy
Info (12128): Elaborating entity "Main_controller" for hierarchy "Main_controller:mc" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 76
Info (12128): Elaborating entity "DMA" for hierarchy "DMA:dma" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 94
Info (12128): Elaborating entity "Convolution_1_1" for hierarchy "Convolution_1_1:conv_11" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 108
Info (12128): Elaborating entity "SHIFT_REGISTER_PX" for hierarchy "Convolution_1_1:conv_11|SHIFT_REGISTER_PX:reg_px" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 74
Info (12128): Elaborating entity "SHIFT_REGISTER_WG" for hierarchy "Convolution_1_1:conv_11|SHIFT_REGISTER_WG:reg_wg" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 75
Info (12128): Elaborating entity "SHIFT_REGISTER_POS" for hierarchy "Convolution_1_1:conv_11|SHIFT_REGISTER_POS:reg_pos" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 76
Info (12128): Elaborating entity "RELU6" for hierarchy "Convolution_1_1:conv_11|RELU6:activation" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_1_1.sv Line: 78
Info (12128): Elaborating entity "Convolution_dsc" for hierarchy "Convolution_dsc:conv_dsc" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 129
Info (12128): Elaborating entity "SHIFT_REGISTER_FMINT" for hierarchy "Convolution_dsc:conv_dsc|SHIFT_REGISTER_FMINT:reg_fmint" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 101
Info (12128): Elaborating entity "SHIFT_REGISTER_DW_WG" for hierarchy "Convolution_dsc:conv_dsc|SHIFT_REGISTER_DW_WG:reg_dw_wg" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 102
Info (12128): Elaborating entity "SHIFT_REGISTER_PW_PS" for hierarchy "Convolution_dsc:conv_dsc|SHIFT_REGISTER_PW_PS:reg_pw_ps" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 103
Info (12128): Elaborating entity "SHIFT_REGISTER_PW_WG" for hierarchy "Convolution_dsc:conv_dsc|SHIFT_REGISTER_PW_WG:reg_pw_wg" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 104
Info (12128): Elaborating entity "RELU6_DSC" for hierarchy "Convolution_dsc:conv_dsc|RELU6_DSC:activation_for[0].activation" File: D:/GitRepo/Memoire/src/Simulation_code/Convolution_dsc.sv Line: 109
Info (12128): Elaborating entity "RAM_FMI" for hierarchy "RAM_FMI:ram_fmi" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 136
Info (12128): Elaborating entity "RAM_KEX" for hierarchy "RAM_KEX:ram_kex" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 144
Info (12128): Elaborating entity "RAM_FMINT" for hierarchy "RAM_FMINT:ram_fmint" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 152
Info (12128): Elaborating entity "RAM_FMO" for hierarchy "RAM_FMO:ram_fmo" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 159
Info (12128): Elaborating entity "RAM_KDW" for hierarchy "RAM_KDW:ram_kdw" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 166
Info (12128): Elaborating entity "RAM_KPW" for hierarchy "RAM_KPW:ram_kpw" File: D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv Line: 173
Info (144001): Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Thu Aug 06 16:24:05 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:35


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg.


