{"url": "https://api.github.com/repos/tensorflow/tensorflow/issues/comments/370132400", "html_url": "https://github.com/tensorflow/tensorflow/issues/17386#issuecomment-370132400", "issue_url": "https://api.github.com/repos/tensorflow/tensorflow/issues/17386", "id": 370132400, "node_id": "MDEyOklzc3VlQ29tbWVudDM3MDEzMjQwMA==", "user": {"login": "epivbg", "id": 37001638, "node_id": "MDQ6VXNlcjM3MDAxNjM4", "avatar_url": "https://avatars0.githubusercontent.com/u/37001638?v=4", "gravatar_id": "", "url": "https://api.github.com/users/epivbg", "html_url": "https://github.com/epivbg", "followers_url": "https://api.github.com/users/epivbg/followers", "following_url": "https://api.github.com/users/epivbg/following{/other_user}", "gists_url": "https://api.github.com/users/epivbg/gists{/gist_id}", "starred_url": "https://api.github.com/users/epivbg/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/epivbg/subscriptions", "organizations_url": "https://api.github.com/users/epivbg/orgs", "repos_url": "https://api.github.com/users/epivbg/repos", "events_url": "https://api.github.com/users/epivbg/events{/privacy}", "received_events_url": "https://api.github.com/users/epivbg/received_events", "type": "User", "site_admin": false}, "created_at": "2018-03-03T09:00:38Z", "updated_at": "2018-03-03T09:00:38Z", "author_association": "NONE", "body_html": "<h2>CPU Identification utility v2.14                 (c) 1997-2017 Jan Steunebrink</h2>\n<p>CPU Vendor and Model: Intel Core i5 Dual M i5-430M/520E/520M/540M C2-step<br>\nInternal CPU speed  : 2260.9 MHz<br>\nSystem CPU count    : 1 Physical CPU(s), 2 Core(s) per CPU, 4 Thread(s)<br>\nCPU-ID Vendor string: GenuineIntel<br>\nCPU-ID Name string  : Intel(R) Core(TM) i5 CPU       M 430  @ 2.27GHz<br>\nCPU-ID Signature    : 020652<br>\nCPU Features        : Floating-Point Unit on chip  : Yes<br>\nTime Stamp Counter           : Yes<br>\nEnhanced SpeedStep Technology: Yes<br>\nHyper-Threading Technology   : Yes<br>\nExecute Disable protection   : Yes<br>\n64-bit support               : Yes<br>\nVirtualization Technology    : Yes<br>\nInstr set extensions: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2<br>\nSize of L1 cache    : 2 x 64 KB<br>\nIntegrated L2 cache : 2 x 256 KB<br>\nIntegrated L3 cache : 3072 KB</p>", "body_text": "CPU Identification utility v2.14                 (c) 1997-2017 Jan Steunebrink\nCPU Vendor and Model: Intel Core i5 Dual M i5-430M/520E/520M/540M C2-step\nInternal CPU speed  : 2260.9 MHz\nSystem CPU count    : 1 Physical CPU(s), 2 Core(s) per CPU, 4 Thread(s)\nCPU-ID Vendor string: GenuineIntel\nCPU-ID Name string  : Intel(R) Core(TM) i5 CPU       M 430  @ 2.27GHz\nCPU-ID Signature    : 020652\nCPU Features        : Floating-Point Unit on chip  : Yes\nTime Stamp Counter           : Yes\nEnhanced SpeedStep Technology: Yes\nHyper-Threading Technology   : Yes\nExecute Disable protection   : Yes\n64-bit support               : Yes\nVirtualization Technology    : Yes\nInstr set extensions: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2\nSize of L1 cache    : 2 x 64 KB\nIntegrated L2 cache : 2 x 256 KB\nIntegrated L3 cache : 3072 KB", "body": "CPU Identification utility v2.14                 (c) 1997-2017 Jan Steunebrink\r\n ------------------------------------------------------------------------------\r\n CPU Vendor and Model: Intel Core i5 Dual M i5-430M/520E/520M/540M C2-step\r\n Internal CPU speed  : 2260.9 MHz\r\n System CPU count    : 1 Physical CPU(s), 2 Core(s) per CPU, 4 Thread(s)\r\n CPU-ID Vendor string: GenuineIntel\r\n CPU-ID Name string  : Intel(R) Core(TM) i5 CPU       M 430  @ 2.27GHz\r\n CPU-ID Signature    : 020652\r\n CPU Features        : Floating-Point Unit on chip  : Yes\r\n                       Time Stamp Counter           : Yes\r\n                       Enhanced SpeedStep Technology: Yes\r\n                       Hyper-Threading Technology   : Yes\r\n                       Execute Disable protection   : Yes\r\n                       64-bit support               : Yes\r\n                       Virtualization Technology    : Yes\r\n Instr set extensions: MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2\r\n Size of L1 cache    : 2 x 64 KB\r\n Integrated L2 cache : 2 x 256 KB\r\n Integrated L3 cache : 3072 KB"}