#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 31 17:19:15 2025
# Process ID: 215586
# Current directory: /home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myhls"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2008.711 ; gain = 0.023 ; free physical = 648416 ; free virtual = 743523
# synth_design -top ${project_name} -part $part
Command: synth_design -top myhls -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 215675
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2008.773 ; gain = 0.000 ; free physical = 625844 ; free virtual = 721186
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myhls' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config16_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config16_s' (4#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_23_11_5_3_0_config2_mult_0_0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_23_11_5_3_0_config2_mult_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_23_11_5_3_0_config2_mult_0_0' (5#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_23_11_5_3_0_config2_mult_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 69 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core' (6#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' (7#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.v:48]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s' (8#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s.v:840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s.v:842]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s' (9#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_s' (10#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s.v:382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s.v:390]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s' (11#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_s' (12#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0' (13#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s' (14#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s.v:954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s.v:956]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s' (15#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_s' (16#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s' (17#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg.v:48]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 63 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core' (18#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg' (19#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:2670]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s' (20#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state4 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state5 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s' (21#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_s' (22#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:1890]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s' (23#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s' (24#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_s' (25#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' (26#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2' (27#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.v:39]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (27#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (27#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (27#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:346]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' (28#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d4761_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d4761_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 4761 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d4761_A' (29#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d4761_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w23_d3969_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w23_d3969_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3969 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w23_d3969_A' (30#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w23_d3969_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3969_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d3969_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3969 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3969_A' (31#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d3969_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d81_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d81_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01010001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d81_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d81_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01010001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d81_A_shiftReg' (32#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d81_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d81_A' (33#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d81_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w25_d1_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w25_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w25_d1_A_shiftReg' (34#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w25_d1_A' (35#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w25_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A_shiftReg' (36#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A' (37#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w8_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w21_d1_A' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w21_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w21_d1_A_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w21_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w21_d1_A_shiftReg' (38#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w21_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w21_d1_A' (39#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/fifo_w21_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa_shiftReg' (40#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa' (41#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0_shiftReg' (42#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0' (43#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0_shiftReg' (44#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0' (45#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk_shiftReg' (46#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk' (47#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0_shiftReg' (48#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0' (49#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu_shiftReg' (50#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu' (51#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0_shiftReg' (52#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0' (53#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE_shiftReg' (54#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE' (55#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0_shiftReg' (56#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0' (57#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg' (58#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0' (59#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myhls' (60#1) [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/myhls.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 2464.711 ; gain = 455.938 ; free physical = 623030 ; free virtual = 718418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2464.711 ; gain = 455.938 ; free physical = 616219 ; free virtual = 711628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 2484.637 ; gain = 475.863 ; free physical = 615667 ; free virtual = 711091
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x77cf59a0
DSP Debug: swapped A/B pins for adder 0x588170c0
DSP Debug: swapped A/B pins for adder 0x76bcf250
DSP Debug: swapped A/B pins for adder 0x6153aaa0
DSP Debug: swapped A/B pins for adder 0x74d86960
DSP Debug: swapped A/B pins for adder 0x78f47520
DSP Debug: swapped A/B pins for adder 0x6153aaa0
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"fifo_w8_d4761_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "fifo_w8_d4761_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"fifo_w23_d3969_A:/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "fifo_w23_d3969_A:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "fifo_w23_d3969_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d3969_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d3969_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 2737.945 ; gain = 729.172 ; free physical = 644579 ; free virtual = 740041
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   23 Bit       Adders := 3     
	   8 Input   23 Bit       Adders := 1     
	   7 Input   23 Bit       Adders := 5     
	   6 Input   23 Bit       Adders := 3     
	   5 Input   23 Bit       Adders := 3     
	   7 Input   22 Bit       Adders := 8     
	   8 Input   22 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 2     
	   6 Input   22 Bit       Adders := 2     
	   5 Input   22 Bit       Adders := 3     
	   3 Input   22 Bit       Adders := 4     
	   6 Input   21 Bit       Adders := 10    
	   7 Input   21 Bit       Adders := 3     
	   5 Input   21 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 3     
	   2 Input   21 Bit       Adders := 4     
	   4 Input   21 Bit       Adders := 2     
	  10 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 10    
	   2 Input   20 Bit       Adders := 16    
	   5 Input   20 Bit       Adders := 7     
	  14 Input   20 Bit       Adders := 1     
	   4 Input   20 Bit       Adders := 4     
	   6 Input   20 Bit       Adders := 3     
	   7 Input   20 Bit       Adders := 1     
	   5 Input   19 Bit       Adders := 22    
	   2 Input   19 Bit       Adders := 28    
	   6 Input   19 Bit       Adders := 10    
	   7 Input   19 Bit       Adders := 4     
	   8 Input   19 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 8     
	   4 Input   19 Bit       Adders := 10    
	  17 Input   19 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 48    
	   4 Input   18 Bit       Adders := 16    
	   2 Input   18 Bit       Adders := 56    
	   5 Input   18 Bit       Adders := 1     
	  16 Input   18 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 167   
	   3 Input   17 Bit       Adders := 32    
	   4 Input   17 Bit       Adders := 1     
	   6 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 177   
	   3 Input   16 Bit       Adders := 62    
	   4 Input   16 Bit       Adders := 6     
	   5 Input   16 Bit       Adders := 1     
	   6 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 283   
	   4 Input   15 Bit       Adders := 21    
	   3 Input   15 Bit       Adders := 104   
	   7 Input   15 Bit       Adders := 2     
	   6 Input   15 Bit       Adders := 1     
	  10 Input   15 Bit       Adders := 1     
	   8 Input   15 Bit       Adders := 1     
	   5 Input   15 Bit       Adders := 2     
	  11 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 393   
	   9 Input   14 Bit       Adders := 2     
	   4 Input   14 Bit       Adders := 35    
	   3 Input   14 Bit       Adders := 205   
	   8 Input   14 Bit       Adders := 2     
	   6 Input   14 Bit       Adders := 3     
	   5 Input   14 Bit       Adders := 7     
	   7 Input   14 Bit       Adders := 7     
	   4 Input   13 Bit       Adders := 26    
	   2 Input   13 Bit       Adders := 543   
	   3 Input   13 Bit       Adders := 491   
	   8 Input   13 Bit       Adders := 1     
	   5 Input   13 Bit       Adders := 10    
	   6 Input   13 Bit       Adders := 2     
	   7 Input   13 Bit       Adders := 1     
	   9 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 459   
	   2 Input   12 Bit       Adders := 421   
	   4 Input   12 Bit       Adders := 8     
	   6 Input   12 Bit       Adders := 2     
	  10 Input   12 Bit       Adders := 1     
	   5 Input   12 Bit       Adders := 4     
	   7 Input   12 Bit       Adders := 5     
	   8 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 204   
	   2 Input   11 Bit       Adders := 210   
	   6 Input   11 Bit       Adders := 2     
	   7 Input   11 Bit       Adders := 1     
	   5 Input   11 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 106   
	   3 Input   10 Bit       Adders := 18    
	   2 Input    9 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 26    
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 51    
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               48 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               25 Bit    Registers := 32    
	               23 Bit    Registers := 15    
	               22 Bit    Registers := 10    
	               21 Bit    Registers := 11    
	               20 Bit    Registers := 25    
	               19 Bit    Registers := 69    
	               18 Bit    Registers := 79    
	               17 Bit    Registers := 79    
	               16 Bit    Registers := 119   
	               15 Bit    Registers := 121   
	               14 Bit    Registers := 59    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 78    
	               11 Bit    Registers := 26    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 394   
	                8 Bit    Registers := 1459  
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 243   
+---RAMs : 
	              89K Bit	(3969 X 23 bit)          RAMs := 4     
	              37K Bit	(4761 X 8 bit)          RAMs := 2     
	              31K Bit	(3969 X 8 bit)          RAMs := 4     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 7     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 17    
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 347   
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls/layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls/layer17_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "myhls/layer17_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls/layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls/layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls/layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "myhls/layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "myhls/layer2_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls/layer16_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "myhls/layer16_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-4471] merging register 'data_81_V_read_int_reg_reg[7:0]' into 'data_81_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19286]
INFO: [Synth 8-4471] merging register 'data_96_V_read_int_reg_reg[7:0]' into 'data_96_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19350]
INFO: [Synth 8-4471] merging register 'data_81_V_read_1_reg_8574688_reg[7:0]' into 'data_81_V_read_1_reg_8574688_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20151]
INFO: [Synth 8-4471] merging register 'data_96_V_read_1_reg_8574520_reg[7:0]' into 'data_96_V_read_1_reg_8574520_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20166]
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111111]' (FD) to 'data_54_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111110]' (FD) to 'data_54_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111109]' (FD) to 'data_54_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111108]' (FD) to 'data_54_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111105]' (FD) to 'data_54_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111107]' (FD) to 'data_54_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111106]' (FD) to 'data_54_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111104]' (FD) to 'data_54_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111111]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111110]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111109]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111108]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111105]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111107]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111106]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_93_fu_2143_p2[-1111111104]__0' (FD) to 'data_54_V_read_1_reg_8575020_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111111]' (FD) to 'data_111_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111110]' (FD) to 'data_111_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111109]' (FD) to 'data_111_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111108]' (FD) to 'data_111_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111105]' (FD) to 'data_111_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111107]' (FD) to 'data_111_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111106]' (FD) to 'data_111_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111104]' (FD) to 'data_111_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[0]' (FD) to 'data_130_V_read_1_reg_8574109_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[1]' (FD) to 'data_130_V_read_1_reg_8574109_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[2]' (FD) to 'data_130_V_read_1_reg_8574109_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[3]' (FD) to 'data_130_V_read_1_reg_8574109_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[4]' (FD) to 'data_130_V_read_1_reg_8574109_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[5]' (FD) to 'data_130_V_read_1_reg_8574109_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[6]' (FD) to 'data_130_V_read_1_reg_8574109_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_2377_reg_8575773_reg[7]' (FD) to 'data_130_V_read_1_reg_8574109_reg[7]'
INFO: [Synth 8-3886] merging instance 'sub_ln1118_675_reg_8575750_reg[2]' (FD) to 'zext_ln1118_1211_reg_8575743_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[2]' (FD) to 'sub_ln1118_696_reg_8575762_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[3]' (FD) to 'data_109_V_read_1_reg_8574360_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[4]' (FD) to 'data_109_V_read_1_reg_8574360_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[5]' (FD) to 'data_109_V_read_1_reg_8574360_reg[3]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[6]' (FD) to 'data_109_V_read_1_reg_8574360_reg[4]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[7]' (FD) to 'data_109_V_read_1_reg_8574360_reg[5]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[8]' (FD) to 'data_109_V_read_1_reg_8574360_reg[6]'
INFO: [Synth 8-3886] merging instance 'zext_ln1118_1255_reg_8575755_reg[9]' (FD) to 'data_109_V_read_1_reg_8574360_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_109_V_read_1_reg_8574360_reg[0]' (FD) to 'sub_ln1118_696_reg_8575762_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111111]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111110]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111109]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111108]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111105]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111107]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111106]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_201_fu_4771_p2[-1111111104]__0' (FD) to 'data_111_V_read_1_reg_8574336_reg[7]'
INFO: [Synth 8-4471] merging register 'data_109_V_read_int_reg_reg[7:0]' into 'data_109_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18438]
INFO: [Synth 8-4471] merging register 'data_129_V_read_int_reg_reg[7:0]' into 'data_129_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18526]
INFO: [Synth 8-4471] merging register 'data_99_V_read_int_reg_reg[7:0]' into 'data_99_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19362]
INFO: [Synth 8-4471] merging register 'data_55_V_read_int_reg_reg[7:0]' into 'data_55_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19170]
INFO: [Synth 8-4471] merging register 'data_139_V_read_int_reg_reg[7:0]' into 'data_139_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18570]
INFO: [Synth 8-4471] merging register 'data_79_V_read_int_reg_reg[7:0]' into 'data_79_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19274]
INFO: [Synth 8-4471] merging register 'data_55_V_read_int_reg_reg[7:0]' into 'data_55_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19170]
INFO: [Synth 8-4471] merging register 'data_109_V_read_1_reg_8574360_reg[7:0]' into 'data_109_V_read_1_reg_8574360_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19947]
INFO: [Synth 8-4471] merging register 'data_129_V_read_1_reg_8574122_reg[7:0]' into 'data_129_V_read_1_reg_8574122_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19967]
INFO: [Synth 8-4471] merging register 'data_79_V_read_1_reg_8574714_reg[7:0]' into 'data_79_V_read_1_reg_8574714_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20149]
INFO: [Synth 8-4471] merging register 'data_55_V_read_1_reg_8575006_reg[7:0]' into 'data_55_V_read_1_reg_8575006_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20125]
INFO: [Synth 8-4471] merging register 'data_55_V_read_1_reg_8575006_reg[7:0]' into 'data_55_V_read_1_reg_8575006_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20125]
INFO: [Synth 8-4471] merging register 'data_99_V_read_1_reg_8574483_reg[7:0]' into 'data_99_V_read_1_reg_8574483_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20169]
INFO: [Synth 8-4471] merging register 'data_139_V_read_1_reg_8573994_reg[7:0]' into 'data_139_V_read_1_reg_8573994_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19978]
DSP Report: Generating DSP mul_ln1118_140_fu_3759_p2, operation Mode is: A''*(B:0x17).
DSP Report: register data_79_V_read_int_reg_reg is absorbed into DSP mul_ln1118_140_fu_3759_p2.
DSP Report: register data_79_V_read_1_reg_8574714_reg is absorbed into DSP mul_ln1118_140_fu_3759_p2.
DSP Report: operator mul_ln1118_140_fu_3759_p2 is absorbed into DSP mul_ln1118_140_fu_3759_p2.
DSP Report: Generating DSP add_ln703_1647_fu_8550623_p2, operation Mode is: PCIN+(D'+A2)*(B:0x15).
DSP Report: register data_103_V_read_int_reg_reg is absorbed into DSP add_ln703_1647_fu_8550623_p2.
DSP Report: register data_130_V_read_int_reg_reg is absorbed into DSP add_ln703_1647_fu_8550623_p2.
DSP Report: register add_ln703_1646_reg_8576056_reg is absorbed into DSP add_ln703_1647_fu_8550623_p2.
DSP Report: operator add_ln703_1646_fu_8501917_p2 is absorbed into DSP add_ln703_1647_fu_8550623_p2.
DSP Report: operator add_ln703_1647_fu_8550623_p2 is absorbed into DSP add_ln703_1647_fu_8550623_p2.
DSP Report: operator mul_ln703_12_fu_5695_p2 is absorbed into DSP add_ln703_1647_fu_8550623_p2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1659_reg_8576882_reg[-1111111111] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'data_108_V_read_int_reg_reg[7:0]' into 'data_108_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18434]
INFO: [Synth 8-4471] merging register 'data_112_V_read_int_reg_reg[7:0]' into 'data_112_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18454]
INFO: [Synth 8-4471] merging register 'data_138_V_read_1_reg_8574006_reg[7:0]' into 'data_138_V_read_1_reg_8574006_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19977]
INFO: [Synth 8-4471] merging register 'data_116_V_read_int_reg_reg[7:0]' into 'data_116_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18470]
INFO: [Synth 8-4471] merging register 'data_134_V_read_int_reg_reg[7:0]' into 'data_134_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18550]
INFO: [Synth 8-4471] merging register 'data_122_V_read_int_reg_reg[7:0]' into 'data_122_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18498]
INFO: [Synth 8-4471] merging register 'data_146_V_read_int_reg_reg[7:0]' into 'data_146_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18602]
INFO: [Synth 8-4471] merging register 'data_134_V_read_int_reg_reg[7:0]' into 'data_134_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18550]
INFO: [Synth 8-4471] merging register 'data_122_V_read_int_reg_reg[7:0]' into 'data_122_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18498]
INFO: [Synth 8-4471] merging register 'data_116_V_read_int_reg_reg[7:0]' into 'data_116_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18470]
INFO: [Synth 8-4471] merging register 'data_112_V_read_1_reg_8574324_reg[7:0]' into 'data_112_V_read_1_reg_8574324_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19950]
INFO: [Synth 8-4471] merging register 'data_108_V_read_1_reg_8574371_reg[7:0]' into 'data_108_V_read_1_reg_8574371_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19946]
INFO: [Synth 8-4471] merging register 'data_137_V_read_int_reg_reg[7:0]' into 'data_137_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18562]
INFO: [Synth 8-4471] merging register 'data_116_V_read_1_reg_8574275_reg[7:0]' into 'data_116_V_read_1_reg_8574275_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19954]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_8574057_reg[7:0]' into 'data_134_V_read_1_reg_8574057_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19973]
INFO: [Synth 8-4471] merging register 'data_122_V_read_1_reg_8574206_reg[7:0]' into 'data_122_V_read_1_reg_8574206_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19960]
INFO: [Synth 8-4471] merging register 'data_122_V_read_1_reg_8574206_reg[7:0]' into 'data_122_V_read_1_reg_8574206_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19960]
INFO: [Synth 8-4471] merging register 'data_116_V_read_1_reg_8574275_reg[7:0]' into 'data_116_V_read_1_reg_8574275_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19954]
INFO: [Synth 8-4471] merging register 'data_137_V_read_1_reg_8574019_reg[7:0]' into 'data_137_V_read_1_reg_8574019_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19976]
INFO: [Synth 8-4471] merging register 'data_146_V_read_1_reg_8573908_reg[7:0]' into 'data_146_V_read_1_reg_8573908_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19985]
INFO: [Synth 8-4471] merging register 'data_134_V_read_1_reg_8574057_reg[7:0]' into 'data_134_V_read_1_reg_8574057_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19973]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111110]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111109]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111108]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111107]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1384_fu_8548621_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_reg_8576562_reg[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1169_fu_8546969_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln1118_463_reg_8576121_reg[12] )
INFO: [Synth 8-4471] merging register 'data_100_V_read_int_reg_reg[7:0]' into 'data_100_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18402]
INFO: [Synth 8-4471] merging register 'data_123_V_read_int_reg_reg[7:0]' into 'data_123_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18502]
INFO: [Synth 8-4471] merging register 'data_159_V_read_int_reg_reg[7:0]' into 'data_159_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18658]
INFO: [Synth 8-4471] merging register 'data_107_V_read_int_reg_reg[7:0]' into 'data_107_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18430]
INFO: [Synth 8-4471] merging register 'data_107_V_read_1_reg_8574382_reg[7:0]' into 'data_107_V_read_1_reg_8574382_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19945]
INFO: [Synth 8-4471] merging register 'data_100_V_read_1_reg_8574470_reg[7:0]' into 'data_100_V_read_1_reg_8574470_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19937]
INFO: [Synth 8-4471] merging register 'data_123_V_read_1_reg_8574193_reg[7:0]' into 'data_123_V_read_1_reg_8574193_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19961]
INFO: [Synth 8-4471] merging register 'data_159_V_read_1_reg_8573748_reg[7:0]' into 'data_159_V_read_1_reg_8573748_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19999]
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111111]' (FD) to 'data_117_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111110]' (FD) to 'data_117_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111109]' (FD) to 'data_117_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111108]' (FD) to 'data_117_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111107]' (FD) to 'data_117_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111106]' (FD) to 'data_117_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111105]' (FD) to 'data_117_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111104]' (FD) to 'data_117_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111111]' (FD) to 'data_120_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111110]' (FD) to 'data_120_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111109]' (FD) to 'data_120_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111108]' (FD) to 'data_120_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111107]' (FD) to 'data_120_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111106]' (FD) to 'data_120_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111105]' (FD) to 'data_120_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_213_fu_5225_p2[-1111111104]' (FD) to 'data_120_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111111]' (FD) to 'data_183_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111110]' (FD) to 'data_183_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111106]' (FD) to 'data_183_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111109]' (FD) to 'data_183_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111108]' (FD) to 'data_183_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111107]' (FD) to 'data_183_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111105]' (FD) to 'data_183_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_2313_fu_8555835_p2[-1111111104]' (FD) to 'data_183_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111111]' (FD) to 'data_159_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111110]' (FD) to 'data_159_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111109]' (FD) to 'data_159_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111108]' (FD) to 'data_159_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111107]' (FD) to 'data_159_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111106]' (FD) to 'data_159_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111105]' (FD) to 'data_159_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_312_fu_3034_p2[-1111111104]' (FD) to 'data_159_V_read_int_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111111]__0' (FD) to 'data_117_V_read_1_reg_8574264_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul_ln1118_210_fu_2791_p2[-1111111110]__0' (FD) to 'data_117_V_read_1_reg_8574264_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_85_reg_8575467_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_85_reg_8575467_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_85_reg_8575467_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_85_reg_8575467_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_85_reg_8575467_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2596_fu_8558079_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1907_reg_8577022_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1907_reg_8577022_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1907_reg_8577022_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1907_reg_8577022_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln1118_278_reg_8576096_reg[11] )
INFO: [Synth 8-4471] merging register 'data_110_V_read_int_reg_reg[7:0]' into 'data_110_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18446]
INFO: [Synth 8-4471] merging register 'data_110_V_read_int_reg_reg[7:0]' into 'data_110_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18446]
INFO: [Synth 8-4471] merging register 'data_128_V_read_int_reg_reg[7:0]' into 'data_128_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18522]
INFO: [Synth 8-4471] merging register 'data_107_V_read_int_reg_reg[7:0]' into 'data_107_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18430]
INFO: [Synth 8-4471] merging register 'data_89_V_read_int_reg_reg[7:0]' into 'data_89_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19318]
INFO: [Synth 8-4471] merging register 'data_56_V_read_int_reg_reg[7:0]' into 'data_56_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19174]
INFO: [Synth 8-4471] merging register 'data_83_V_read_int_reg_reg[7:0]' into 'data_83_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19294]
INFO: [Synth 8-4471] merging register 'data_77_V_read_1_reg_8574736_reg[7:0]' into 'data_77_V_read_1_reg_8574736_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20147]
INFO: [Synth 8-4471] merging register 'data_77_V_read_int_reg_reg[7:0]' into 'data_77_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19266]
INFO: [Synth 8-4471] merging register 'data_74_V_read_1_reg_8574777_reg[7:0]' into 'data_74_V_read_1_reg_8574777_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20144]
INFO: [Synth 8-4471] merging register 'data_71_V_read_int_reg_reg[7:0]' into 'data_71_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19242]
INFO: [Synth 8-4471] merging register 'data_98_V_read_int_reg_reg[7:0]' into 'data_98_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19358]
INFO: [Synth 8-4471] merging register 'data_113_V_read_int_reg_reg[7:0]' into 'data_113_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18458]
INFO: [Synth 8-4471] merging register 'data_110_V_read_int_reg_reg[7:0]' into 'data_110_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18446]
INFO: [Synth 8-4471] merging register 'data_104_V_read_1_reg_8574419_reg[7:0]' into 'data_104_V_read_1_reg_8574419_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19942]
INFO: [Synth 8-4471] merging register 'data_104_V_read_int_reg_reg[7:0]' into 'data_104_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18418]
INFO: [Synth 8-4471] merging register 'data_125_V_read_int_reg_reg[7:0]' into 'data_125_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18510]
INFO: [Synth 8-4471] merging register 'data_95_V_read_int_reg_reg[7:0]' into 'data_95_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19346]
INFO: [Synth 8-4471] merging register 'data_140_V_read_int_reg_reg[7:0]' into 'data_140_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18578]
INFO: [Synth 8-4471] merging register 'data_131_V_read_int_reg_reg[7:0]' into 'data_131_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18538]
INFO: [Synth 8-4471] merging register 'data_152_V_read_int_reg_reg[7:0]' into 'data_152_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18630]
INFO: [Synth 8-4471] merging register 'data_65_V_read_int_reg_reg[7:0]' into 'data_65_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19214]
INFO: [Synth 8-4471] merging register 'data_98_V_read_int_reg_reg[7:0]' into 'data_98_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19358]
INFO: [Synth 8-4471] merging register 'data_104_V_read_int_reg_reg[7:0]' into 'data_104_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18418]
INFO: [Synth 8-4471] merging register 'data_131_V_read_int_reg_reg[7:0]' into 'data_131_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18538]
INFO: [Synth 8-4471] merging register 'data_50_V_read_1_reg_8575067_reg[7:0]' into 'data_50_V_read_1_reg_8575067_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20120]
INFO: [Synth 8-4471] merging register 'data_155_V_read_int_reg_reg[7:0]' into 'data_155_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18642]
INFO: [Synth 8-4471] merging register 'data_59_V_read_1_reg_8574959_reg[7:0]' into 'data_59_V_read_1_reg_8574959_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20129]
INFO: [Synth 8-4471] merging register 'data_74_V_read_int_reg_reg[7:0]' into 'data_74_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19254]
INFO: [Synth 8-4471] merging register 'data_140_V_read_int_reg_reg[7:0]' into 'data_140_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18578]
INFO: [Synth 8-4471] merging register 'data_131_V_read_int_reg_reg[7:0]' into 'data_131_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18538]
INFO: [Synth 8-4471] merging register 'data_80_V_read_int_reg_reg[7:0]' into 'data_80_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19282]
INFO: [Synth 8-4471] merging register 'data_77_V_read_int_reg_reg[7:0]' into 'data_77_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19266]
INFO: [Synth 8-4471] merging register 'data_83_V_read_int_reg_reg[7:0]' into 'data_83_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19294]
INFO: [Synth 8-4471] merging register 'data_140_V_read_int_reg_reg[7:0]' into 'data_140_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18578]
INFO: [Synth 8-4471] merging register 'data_83_V_read_int_reg_reg[7:0]' into 'data_83_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19294]
INFO: [Synth 8-4471] merging register 'data_98_V_read_int_reg_reg[7:0]' into 'data_98_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19358]
INFO: [Synth 8-4471] merging register 'data_80_V_read_int_reg_reg[7:0]' into 'data_80_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19282]
INFO: [Synth 8-4471] merging register 'data_110_V_read_1_reg_8574348_reg[7:0]' into 'data_110_V_read_1_reg_8574348_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19948]
INFO: [Synth 8-4471] merging register 'data_110_V_read_1_reg_8574348_reg[7:0]' into 'data_110_V_read_1_reg_8574348_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19948]
INFO: [Synth 8-4471] merging register 'data_56_V_read_1_reg_8574995_reg[7:0]' into 'data_56_V_read_1_reg_8574995_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20126]
INFO: [Synth 8-4471] merging register 'data_50_V_read_int_reg_reg[7:0]' into 'data_50_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19150]
INFO: [Synth 8-4471] merging register 'data_113_V_read_int_reg_reg[7:0]' into 'data_113_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18458]
INFO: [Synth 8-4471] merging register 'data_128_V_read_1_reg_8574134_reg[7:0]' into 'data_128_V_read_1_reg_8574134_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19966]
INFO: [Synth 8-4471] merging register 'data_107_V_read_1_reg_8574382_reg[7:0]' into 'data_107_V_read_1_reg_8574382_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19945]
INFO: [Synth 8-4471] merging register 'data_89_V_read_1_reg_8574601_reg[7:0]' into 'data_89_V_read_1_reg_8574601_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20159]
INFO: [Synth 8-4471] merging register 'data_140_V_read_int_reg_reg[7:0]' into 'data_140_V_read_int_reg_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:18578]
INFO: [Synth 8-4471] merging register 'data_71_V_read_1_reg_8574814_reg[7:0]' into 'data_71_V_read_1_reg_8574814_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20141]
INFO: [Synth 8-4471] merging register 'data_95_V_read_1_reg_8574532_reg[7:0]' into 'data_95_V_read_1_reg_8574532_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20165]
INFO: [Synth 8-4471] merging register 'data_140_V_read_1_reg_8573983_reg[7:0]' into 'data_140_V_read_1_reg_8573983_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19979]
INFO: [Synth 8-4471] merging register 'data_131_V_read_1_reg_8574098_reg[7:0]' into 'data_131_V_read_1_reg_8574098_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:19969]
INFO: [Synth 8-4471] merging register 'data_65_V_read_1_reg_8574886_reg[7:0]' into 'data_65_V_read_1_reg_8574886_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20135]
INFO: [Synth 8-4471] merging register 'data_98_V_read_1_reg_8574494_reg[7:0]' into 'data_98_V_read_1_reg_8574494_reg[7:0]' [/home/coder/sparse-pixels/hls_proj/neutrino/model-8b/hls_full/myhls_prj/solution1/syn/verilog/dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s.v:20168]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x6d4aedc0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1157_fu_8546871_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2003_fu_8553413_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1428_fu_8548970_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1428_fu_8548970_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1428_fu_8548970_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1428_fu_8548970_p2[-1111111108] )
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111107]' (FD) to 'data_62_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111106]' (FD) to 'data_62_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111105]' (FD) to 'data_62_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111104]' (FD) to 'data_62_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111103]' (FD) to 'data_62_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111102]' (FD) to 'data_62_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111101]' (FD) to 'data_62_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1428_fu_8548970_p2[-1111111100]' (FD) to 'data_62_V_read_int_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1001_fu_8545580_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1001_fu_8545580_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1001_fu_8545580_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1001_fu_8545580_p2[-1111111108] )
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111107]' (FD) to 'data_83_V_read_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111106]' (FD) to 'data_83_V_read_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111105]' (FD) to 'data_83_V_read_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111104]' (FD) to 'data_83_V_read_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111103]' (FD) to 'data_83_V_read_int_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111102]' (FD) to 'data_83_V_read_int_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111101]' (FD) to 'data_83_V_read_int_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln703_1001_fu_8545580_p2[-1111111100]' (FD) to 'data_83_V_read_int_reg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1933_reg_8577042_reg[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1933_reg_8577042_reg[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1933_reg_8577042_reg[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1933_reg_8577042_reg[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1157_fu_8546871_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1157_fu_8546871_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1157_fu_8546871_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2003_fu_8553413_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2003_fu_8553413_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2003_fu_8553413_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2016_fu_8553531_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2016_fu_8553531_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2178_fu_8554784_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2178_fu_8554784_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2178_fu_8554784_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2178_fu_8554784_p2[-1111111108] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1741_fu_8551380_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1741_fu_8551380_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1741_fu_8551380_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1741_fu_8551380_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1001_fu_8545580_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1927_fu_8552829_p2[-1111111111]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1927_fu_8552829_p2[-1111111110]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1927_fu_8552829_p2[-1111111109]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1927_fu_8552829_p2[-1111111108]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1927_fu_8552829_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_1933_fu_8552881_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2016_fu_8553531_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2016_fu_8553531_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2016_fu_8553531_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2016_fu_8553531_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2178_fu_8554784_p2[-1111111111]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2237_fu_8555232_p2[-1111111111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2237_fu_8555232_p2[-1111111110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2237_fu_8555232_p2[-1111111109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_2237_fu_8555232_p2[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_212_reg_8575582_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_212_reg_8575582_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_212_reg_8575582_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln203_87_reg_8576081_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln203_87_reg_8576081_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_142_reg_8575503_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_142_reg_8575503_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_142_reg_8575503_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln1118_142_reg_8575503_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln703_fu_4471_p2, operation Mode is: (D'+A2)*(B:0xb).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln703_fu_4471_p2.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln703_fu_4471_p2.
DSP Report: register add_ln703_440_reg_8576021_reg is absorbed into DSP mul_ln703_fu_4471_p2.
DSP Report: operator add_ln703_440_fu_8501815_p2 is absorbed into DSP mul_ln703_fu_4471_p2.
DSP Report: operator mul_ln703_fu_4471_p2 is absorbed into DSP mul_ln703_fu_4471_p2.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Debug: swapped A/B pins for adder 0x95993020
DSP Debug: swapped A/B pins for adder 0x95993020
DSP Report: Generating DSP add_ln703_747_fu_8543628_p2, operation Mode is: C+(D'+A2)*(B:0xb).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP add_ln703_747_fu_8543628_p2.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP add_ln703_747_fu_8543628_p2.
DSP Report: register add_ln703_746_reg_8576051_reg is absorbed into DSP add_ln703_747_fu_8543628_p2.
DSP Report: operator add_ln703_746_fu_8501911_p2 is absorbed into DSP add_ln703_747_fu_8543628_p2.
DSP Report: operator add_ln703_747_fu_8543628_p2 is absorbed into DSP add_ln703_747_fu_8543628_p2.
DSP Report: operator mul_ln703_1_fu_5684_p2 is absorbed into DSP add_ln703_747_fu_8543628_p2.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_rst in module dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls__GCB0/layer5_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "myhls__GCB0/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "myhls__GCB0/layer5_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls__GCB0/layer5_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "myhls__GCB0/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "myhls__GCB0/layer5_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"myhls__GCB0/layer5_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "myhls__GCB0/layer5_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "myhls__GCB0/layer5_out_V_data_2_V_U/mem_reg"
DSP Report: Generating DSP mul_ln1148_fu_5271_p2, operation Mode is: (A:0x14e5e1)*B.
DSP Report: operator mul_ln1148_fu_5271_p2 is absorbed into DSP mul_ln1148_fu_5271_p2.
DSP Report: operator mul_ln1148_fu_5271_p2 is absorbed into DSP mul_ln1148_fu_5271_p2.
DSP Report: Generating DSP mul_ln1148_1_fu_5326_p2, operation Mode is: (A:0x14e5e1)*B.
DSP Report: operator mul_ln1148_1_fu_5326_p2 is absorbed into DSP mul_ln1148_1_fu_5326_p2.
DSP Report: operator mul_ln1148_1_fu_5326_p2 is absorbed into DSP mul_ln1148_1_fu_5326_p2.
DSP Report: Generating DSP mul_ln1148_2_fu_5381_p2, operation Mode is: (A:0x14e5e1)*B.
DSP Report: operator mul_ln1148_2_fu_5381_p2 is absorbed into DSP mul_ln1148_2_fu_5381_p2.
DSP Report: operator mul_ln1148_2_fu_5381_p2 is absorbed into DSP mul_ln1148_2_fu_5381_p2.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer7_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls__GCB1/layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myhls__GCB1/layer7_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "myhls__GCB1/layer7_out_V_data_2_V_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:05:26 . Memory (MB): peak = 3667.344 ; gain = 1658.570 ; free physical = 634175 ; free virtual = 734895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myhls__GCB0 | layer5_out_V_data_0_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls__GCB0 | layer5_out_V_data_1_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls__GCB0 | layer5_out_V_data_2_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls__GCB1 | layer7_out_V_data_1_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls__GCB1 | layer7_out_V_data_2_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls       | layer7_out_V_data_0_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls       | layer17_out_V_data_0_V_U/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|myhls       | layer4_out_V_data_0_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls       | layer2_out_V_data_0_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls       | layer16_out_V_data_0_V_U/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                            | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s__GB4 | A''*(B:0x17)          | 8      | 5      | -      | -      | 13     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s      | PCIN+(D'+A2)*(B:0x15) | 8      | 5      | -      | 8      | 15     | 1    | 0    | -    | 1    | 1     | 0    | 0    | 
|dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s      | (D'+A2)*(B:0xb)       | 8      | 4      | -      | 8      | 13     | 1    | 0    | -    | 1    | 1     | 0    | 0    | 
|dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s      | C+(D'+A2)*(B:0xb)     | 8      | 4      | 13     | 8      | 14     | 1    | 0    | 0    | 1    | 1     | 0    | 0    | 
|pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s | (A:0x14e5e1)*B        | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s | (A:0x14e5e1)*B        | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s | (A:0x14e5e1)*B        | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:54 ; elapsed = 00:05:35 . Memory (MB): peak = 3667.344 ; gain = 1658.570 ; free physical = 624281 ; free virtual = 725091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myhls__GCB0 | layer5_out_V_data_0_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls__GCB0 | layer5_out_V_data_1_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls__GCB0 | layer5_out_V_data_2_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls__GCB1 | layer7_out_V_data_1_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls__GCB1 | layer7_out_V_data_2_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls       | layer7_out_V_data_0_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls       | layer17_out_V_data_0_V_U/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|myhls       | layer4_out_V_data_0_V_U/mem_reg  | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|myhls       | layer2_out_V_data_0_V_U/mem_reg  | 3 K x 23(READ_FIRST)   | W |   | 3 K x 23(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 2,1             | 
|myhls       | layer16_out_V_data_0_V_U/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_1_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/layer5_out_V_data_2_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_2/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_2/layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_2/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_2/layer2_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_2/layer2_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5_2/layer16_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:02 ; elapsed = 00:05:44 . Memory (MB): peak = 3679.270 ; gain = 1670.496 ; free physical = 634111 ; free virtual = 734941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_1_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_2_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer5_out_V_data_2_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer17_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer16_out_V_data_0_V_U/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:23 ; elapsed = 00:06:06 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 632477 ; free virtual = 733393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:23 ; elapsed = 00:06:07 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 631699 ; free virtual = 732615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:28 ; elapsed = 00:06:12 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 611561 ; free virtual = 712478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:28 ; elapsed = 00:06:12 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 610081 ; free virtual = 710998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:29 ; elapsed = 00:06:13 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 606453 ; free virtual = 707369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:30 ; elapsed = 00:06:13 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 605576 ; free virtual = 706492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                                                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/and_ln284_2_reg_1387_pp0_iter3_reg_reg[0]                                                                                                                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_0_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_1_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_2_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_3_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_4_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219/call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257/line_buffer_Array_V_1_5_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0/icmp_ln84_reg_347_pp0_iter4_reg_reg[0]                                                                                                                                                                                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_1_0_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_2_0_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_3_0_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | NO                | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_4_0_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 57     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_5_0_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 57     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_0_1_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_1_1_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_2_1_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_3_1_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | NO                | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_4_1_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 57     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_5_1_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 57     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_0_2_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_1_2_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_2_2_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_3_2_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 63     | 8     | NO           | NO                 | NO                | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_4_2_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 57     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0/line_buffer_Array_V_2_5_2_U/pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U/ShiftRegMem_reg[62][7]                                                                                                                                                            | 57     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_0_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7]    | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_1257_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_2258_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7] | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_3_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7]    | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_4_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7]    | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|myhls       | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191/call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223/line_buffer_Array_V_5_0_U/shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U/ShiftRegMem_reg[68][7]    | 63     | 8     | NO           | NO                 | YES               | 0      | 16      | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__1     | ShiftRegMem_reg[62] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[80]     | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |  8546|
|3     |DSP48E2  |     7|
|4     |LUT1     |  3272|
|5     |LUT2     | 22867|
|6     |LUT3     | 16892|
|7     |LUT4     | 14626|
|8     |LUT5     | 12970|
|9     |LUT6     | 15450|
|10    |MUXF7    |    33|
|11    |RAMB18E2 |     1|
|12    |RAMB36E2 |    20|
|13    |SRL16E   |     2|
|14    |SRLC32E  |   552|
|15    |FDRE     | 22353|
|16    |FDSE     |   279|
|17    |IBUF     |    13|
|18    |OBUF     |    21|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                                          |Module                                                                                    |Cells  |
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
|1     |top                                                                                               |                                                                                          | 117905|
|2     |  conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_U0                          |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2_s                     |   2883|
|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s_fu_191             |compute_output_buffer_2d_array_array_ap_fixed_23_11_5_3_0_1u_config2_s                    |   2846|
|4     |      call_ret_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_223                    |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s                                  |    147|
|5     |        line_buffer_Array_V_0_0_U                                                                 |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_115      |     24|
|6     |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_126 |     24|
|7     |        line_buffer_Array_V_1257_0_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_116      |     24|
|8     |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_125 |     24|
|9     |        line_buffer_Array_V_2258_0_U                                                              |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_117      |     24|
|10    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_124 |     24|
|11    |        line_buffer_Array_V_3_0_U                                                                 |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_118      |     24|
|12    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_123 |     24|
|13    |        line_buffer_Array_V_4_0_U                                                                 |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_119      |     24|
|14    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_122 |     24|
|15    |        line_buffer_Array_V_5_0_U                                                                 |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_120      |     27|
|16    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_121 |     27|
|17    |      grp_dense_latency_ap_ufixed_ap_fixed_23_11_5_3_0_config2_mult_0_0_fu_170                    |dense_latency_ap_ufixed_ap_fixed_23_11_5_3_0_config2_mult_0_0                             |    617|
|18    |  conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_U0                          |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5_s                     |   5839|
|19    |    grp_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s_fu_219             |compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_3u_config5_s                    |   5796|
|20    |      call_ret1_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s_fu_257                   |shift_line_buffer_array_ap_ufixed_8_2_4_0_0_1u_config5_s                                  |    145|
|21    |        line_buffer_Array_V_1_0_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb          |     24|
|22    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_114 |     24|
|23    |        line_buffer_Array_V_1_1_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_105      |     24|
|24    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_113 |     24|
|25    |        line_buffer_Array_V_1_2_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_106      |     24|
|26    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_112 |     24|
|27    |        line_buffer_Array_V_1_3_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_107      |     24|
|28    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_111 |     24|
|29    |        line_buffer_Array_V_1_4_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_108      |     24|
|30    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_110 |     24|
|31    |        line_buffer_Array_V_1_5_0_U                                                               |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_109      |     25|
|32    |          shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core_U |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_line_buffer_Array_V_bkb_core     |     25|
|33    |      grp_dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0_fu_204                |dense_latency_ap_ufixed_ap_fixed_23_12_5_3_0_config5_mult_0_0_0_0                         |   4525|
|34    |  dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0                              |dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_s                         |    825|
|35    |    grp_dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s_fu_303                   |dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s                          |    650|
|36    |  dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0                             |dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_s                        |  93723|
|37    |    grp_dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s_fu_1521                 |dense_wrapper_ap_ufixed_8_2_4_0_0_ap_fixed_25_14_5_3_0_config10_s                         |  91207|
|38    |  layer10_out_V_data_0_V_U                                                                        |fifo_w25_d1_A                                                                             |     76|
|39    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_104                                                                |     68|
|40    |  layer10_out_V_data_10_V_U                                                                       |fifo_w25_d1_A_0                                                                           |     77|
|41    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_103                                                                |     68|
|42    |  layer10_out_V_data_11_V_U                                                                       |fifo_w25_d1_A_1                                                                           |     79|
|43    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_102                                                                |     68|
|44    |  layer10_out_V_data_12_V_U                                                                       |fifo_w25_d1_A_2                                                                           |     77|
|45    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_101                                                                |     68|
|46    |  layer10_out_V_data_13_V_U                                                                       |fifo_w25_d1_A_3                                                                           |     77|
|47    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_100                                                                |     68|
|48    |  layer10_out_V_data_14_V_U                                                                       |fifo_w25_d1_A_4                                                                           |     98|
|49    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_99                                                                 |     86|
|50    |  layer10_out_V_data_15_V_U                                                                       |fifo_w25_d1_A_5                                                                           |     78|
|51    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_98                                                                 |     68|
|52    |  layer10_out_V_data_1_V_U                                                                        |fifo_w25_d1_A_6                                                                           |     76|
|53    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_97                                                                 |     68|
|54    |  layer10_out_V_data_2_V_U                                                                        |fifo_w25_d1_A_7                                                                           |     73|
|55    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_96                                                                 |     65|
|56    |  layer10_out_V_data_3_V_U                                                                        |fifo_w25_d1_A_8                                                                           |     74|
|57    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_95                                                                 |     66|
|58    |  layer10_out_V_data_4_V_U                                                                        |fifo_w25_d1_A_9                                                                           |     80|
|59    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_94                                                                 |     68|
|60    |  layer10_out_V_data_5_V_U                                                                        |fifo_w25_d1_A_10                                                                          |     80|
|61    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_93                                                                 |     68|
|62    |  layer10_out_V_data_6_V_U                                                                        |fifo_w25_d1_A_11                                                                          |     78|
|63    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_92                                                                 |     68|
|64    |  layer10_out_V_data_7_V_U                                                                        |fifo_w25_d1_A_12                                                                          |     76|
|65    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_91                                                                 |     68|
|66    |  layer10_out_V_data_8_V_U                                                                        |fifo_w25_d1_A_13                                                                          |     77|
|67    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg_90                                                                 |     69|
|68    |  layer10_out_V_data_9_V_U                                                                        |fifo_w25_d1_A_14                                                                          |     73|
|69    |    U_fifo_w25_d1_A_ram                                                                           |fifo_w25_d1_A_shiftReg                                                                    |     65|
|70    |  layer12_out_V_data_0_V_U                                                                        |fifo_w8_d1_A                                                                              |     17|
|71    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_89                                                                  |      9|
|72    |  layer12_out_V_data_10_V_U                                                                       |fifo_w8_d1_A_15                                                                           |     17|
|73    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_88                                                                  |      9|
|74    |  layer12_out_V_data_11_V_U                                                                       |fifo_w8_d1_A_16                                                                           |     17|
|75    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_87                                                                  |      9|
|76    |  layer12_out_V_data_12_V_U                                                                       |fifo_w8_d1_A_17                                                                           |     17|
|77    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_86                                                                  |      9|
|78    |  layer12_out_V_data_13_V_U                                                                       |fifo_w8_d1_A_18                                                                           |     18|
|79    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_85                                                                  |      9|
|80    |  layer12_out_V_data_14_V_U                                                                       |fifo_w8_d1_A_19                                                                           |     17|
|81    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_84                                                                  |      9|
|82    |  layer12_out_V_data_15_V_U                                                                       |fifo_w8_d1_A_20                                                                           |     17|
|83    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_83                                                                  |      9|
|84    |  layer12_out_V_data_1_V_U                                                                        |fifo_w8_d1_A_21                                                                           |     18|
|85    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_82                                                                  |      9|
|86    |  layer12_out_V_data_2_V_U                                                                        |fifo_w8_d1_A_22                                                                           |     17|
|87    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_81                                                                  |      9|
|88    |  layer12_out_V_data_3_V_U                                                                        |fifo_w8_d1_A_23                                                                           |     17|
|89    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_80                                                                  |      9|
|90    |  layer12_out_V_data_4_V_U                                                                        |fifo_w8_d1_A_24                                                                           |     17|
|91    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_79                                                                  |      9|
|92    |  layer12_out_V_data_5_V_U                                                                        |fifo_w8_d1_A_25                                                                           |     17|
|93    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_78                                                                  |      9|
|94    |  layer12_out_V_data_6_V_U                                                                        |fifo_w8_d1_A_26                                                                           |     19|
|95    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_77                                                                  |      9|
|96    |  layer12_out_V_data_7_V_U                                                                        |fifo_w8_d1_A_27                                                                           |     18|
|97    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_76                                                                  |      9|
|98    |  layer12_out_V_data_8_V_U                                                                        |fifo_w8_d1_A_28                                                                           |     19|
|99    |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg_75                                                                  |      9|
|100   |  layer12_out_V_data_9_V_U                                                                        |fifo_w8_d1_A_29                                                                           |     17|
|101   |    U_fifo_w8_d1_A_ram                                                                            |fifo_w8_d1_A_shiftReg                                                                     |      9|
|102   |  layer13_out_V_data_0_V_U                                                                        |fifo_w21_d1_A                                                                             |     65|
|103   |    U_fifo_w21_d1_A_ram                                                                           |fifo_w21_d1_A_shiftReg                                                                    |     57|
|104   |  layer16_out_V_data_0_V_U                                                                        |fifo_w8_d4761_A                                                                           |    139|
|105   |  layer17_out_V_data_0_V_U                                                                        |fifo_w8_d4761_A_30                                                                        |    146|
|106   |  layer2_out_V_data_0_V_U                                                                         |fifo_w23_d3969_A                                                                          |    215|
|107   |  layer4_out_V_data_0_V_U                                                                         |fifo_w8_d3969_A                                                                           |    136|
|108   |  layer5_out_V_data_0_V_U                                                                         |fifo_w23_d3969_A_31                                                                       |    215|
|109   |  layer5_out_V_data_1_V_U                                                                         |fifo_w23_d3969_A_32                                                                       |    216|
|110   |  layer5_out_V_data_2_V_U                                                                         |fifo_w23_d3969_A_33                                                                       |    215|
|111   |  layer7_out_V_data_0_V_U                                                                         |fifo_w8_d3969_A_34                                                                        |    130|
|112   |  layer7_out_V_data_1_V_U                                                                         |fifo_w8_d3969_A_35                                                                        |    128|
|113   |  layer7_out_V_data_2_V_U                                                                         |fifo_w8_d3969_A_36                                                                        |    128|
|114   |  layer8_out_V_data_0_V_U                                                                         |fifo_w8_d81_A                                                                             |     73|
|115   |    U_fifo_w8_d81_A_ram                                                                           |fifo_w8_d81_A_shiftReg_74                                                                 |     45|
|116   |  layer8_out_V_data_1_V_U                                                                         |fifo_w8_d81_A_37                                                                          |     72|
|117   |    U_fifo_w8_d81_A_ram                                                                           |fifo_w8_d81_A_shiftReg_73                                                                 |     45|
|118   |  layer8_out_V_data_2_V_U                                                                         |fifo_w8_d81_A_38                                                                          |     72|
|119   |    U_fifo_w8_d81_A_ram                                                                           |fifo_w8_d81_A_shiftReg                                                                    |     45|
|120   |  pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_U0                         |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s                    |   4197|
|121   |    line_buffer_Array_V_2_0_0_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg          |     24|
|122   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_72  |     24|
|123   |    line_buffer_Array_V_2_0_1_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_39       |     24|
|124   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_71  |     24|
|125   |    line_buffer_Array_V_2_0_2_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_40       |     24|
|126   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_70  |     24|
|127   |    line_buffer_Array_V_2_1_0_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_41       |     24|
|128   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_69  |     24|
|129   |    line_buffer_Array_V_2_1_1_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_42       |     24|
|130   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_68  |     24|
|131   |    line_buffer_Array_V_2_1_2_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_43       |     24|
|132   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_67  |     24|
|133   |    line_buffer_Array_V_2_2_0_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_44       |     24|
|134   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_66  |     24|
|135   |    line_buffer_Array_V_2_2_1_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_45       |     24|
|136   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_65  |     24|
|137   |    line_buffer_Array_V_2_2_2_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_46       |     25|
|138   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_64  |     25|
|139   |    line_buffer_Array_V_2_3_0_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_47       |     16|
|140   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_63  |     16|
|141   |    line_buffer_Array_V_2_3_1_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_48       |     16|
|142   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_62  |     16|
|143   |    line_buffer_Array_V_2_3_2_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_49       |     16|
|144   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_61  |     16|
|145   |    line_buffer_Array_V_2_4_0_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_50       |     53|
|146   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_60  |     53|
|147   |    line_buffer_Array_V_2_4_1_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_51       |     53|
|148   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_59  |     53|
|149   |    line_buffer_Array_V_2_4_2_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_52       |     79|
|150   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_58  |     79|
|151   |    line_buffer_Array_V_2_5_0_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_53       |     75|
|152   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_57  |     75|
|153   |    line_buffer_Array_V_2_5_1_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_54       |     75|
|154   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_56  |     75|
|155   |    line_buffer_Array_V_2_5_2_U                                                                   |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_55       |     53|
|156   |      pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core_U     |pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_config8_s_line_bncg_core     |     53|
|157   |  relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_U0                          |relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12_s                     |    180|
|158   |  relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0                             |relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_s                        |     58|
|159   |  relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0                             |relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_s                        |     88|
|160   |  sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0                                  |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s                             |     57|
|161   |    regslice_both_res_V_data_V_U                                                                  |regslice_both__parameterized0                                                             |     50|
|162   |      ibuf_inst                                                                                   |ibuf__parameterized0                                                                      |     33|
|163   |      obuf_inst                                                                                   |obuf__parameterized0                                                                      |     15|
|164   |  start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa_U              |start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_11_5_3_0_1u_config2Ffa          |     11|
|165   |  start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk_U              |start_for_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_23_12_5_3_0_3u_config5Gfk          |     11|
|166   |  start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0_U                  |start_for_dense_array_ap_ufixed_16u_array_ap_fixed_21_8_5_3_0_1u_config13_U0              |     12|
|167   |  start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0_U                 |start_for_dense_array_ap_ufixed_3u_array_ap_fixed_25_14_5_3_0_16u_config10_U0             |     10|
|168   |  start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu_U              |start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_ufixed_8_2_4_0_0_3u_configHfu          |     12|
|169   |  start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE_U              |start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config12IfE          |     12|
|170   |  start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0_U                 |start_for_relu_array_ap_fixed_1u_array_ap_ufixed_8_2_4_0_0_1u_relu_config4_U0             |     10|
|171   |  start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0_U                 |start_for_relu_array_ap_fixed_3u_array_ap_ufixed_8_2_4_0_0_3u_relu_config7_U0             |     10|
|172   |  start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_U                      |start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0                  |     10|
|173   |  start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0_U                         |start_for_zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0                     |     10|
|174   |  zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config16_U0                                     |zeropad2d_cl_array_array_ap_ufixed_8_1_5_3_0_1u_config16_s                                |    172|
|175   |    regslice_both_data_V_data_V_U                                                                 |regslice_both                                                                             |     49|
|176   |      ibuf_inst                                                                                   |ibuf                                                                                      |     20|
|177   |      obuf_inst                                                                                   |obuf                                                                                      |     29|
|178   |  zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_U0                                     |zeropad2d_cl_array_array_ap_ufixed_8_2_4_0_0_1u_config17_s                                |    134|
+------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:30 ; elapsed = 00:06:13 . Memory (MB): peak = 3740.348 ; gain = 1731.574 ; free physical = 605602 ; free virtual = 706518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:35 ; elapsed = 00:06:16 . Memory (MB): peak = 3744.258 ; gain = 1735.484 ; free physical = 617913 ; free virtual = 718829
Synthesis Optimization Complete : Time (s): cpu = 00:04:35 ; elapsed = 00:06:16 . Memory (MB): peak = 3744.258 ; gain = 1735.484 ; free physical = 617908 ; free virtual = 718801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3744.258 ; gain = 0.000 ; free physical = 638219 ; free virtual = 739156
INFO: [Netlist 29-17] Analyzing 8600 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3788.371 ; gain = 0.000 ; free physical = 631608 ; free virtual = 732673
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
517 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:06:52 . Memory (MB): peak = 3788.371 ; gain = 1779.660 ; free physical = 639382 ; free virtual = 740447
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3852.402 ; gain = 64.031 ; free physical = 640629 ; free virtual = 741750

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f167a5f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 3890.215 ; gain = 37.812 ; free physical = 605265 ; free virtual = 706898

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 902 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e2cfb262

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3890.215 ; gain = 0.000 ; free physical = 639948 ; free virtual = 741585
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 98 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cdc713f8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3890.215 ; gain = 0.000 ; free physical = 639990 ; free virtual = 741627
INFO: [Opt 31-389] Phase Constant propagation created 32 cells and removed 51 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 48ad56b8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3890.215 ; gain = 0.000 ; free physical = 640052 ; free virtual = 741689
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 48ad56b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3890.215 ; gain = 0.000 ; free physical = 639849 ; free virtual = 741486
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 48ad56b8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3890.215 ; gain = 0.000 ; free physical = 639840 ; free virtual = 741477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              98  |                                              0  |
|  Constant propagation         |              32  |              51  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b7876a74

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3890.215 ; gain = 0.000 ; free physical = 639919 ; free virtual = 741556

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 20 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 20 Total Ports: 42
Ending PowerOpt Patch Enables Task | Checksum: 171c490d7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4816.238 ; gain = 0.000 ; free physical = 635448 ; free virtual = 737298
Ending Power Optimization Task | Checksum: 171c490d7

Time (s): cpu = 00:00:54 ; elapsed = 00:01:47 . Memory (MB): peak = 4816.238 ; gain = 926.023 ; free physical = 635040 ; free virtual = 736890

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171c490d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4816.238 ; gain = 0.000 ; free physical = 635032 ; free virtual = 736882

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4816.238 ; gain = 0.000 ; free physical = 635094 ; free virtual = 736944
Ending Netlist Obfuscation Task | Checksum: 1897ce69c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4816.238 ; gain = 0.000 ; free physical = 635084 ; free virtual = 736934
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:42 . Memory (MB): peak = 4816.238 ; gain = 1027.867 ; free physical = 635081 ; free virtual = 736930
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sun Aug 31 17:29:52 2025...
