Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 29 15:03:10 2017
| Host         : PC39 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   122 |
| Unused register locations in slices containing registers |   280 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             190 |           76 |
| No           | No                    | Yes                    |              35 |           12 |
| No           | Yes                   | No                     |             358 |          140 |
| Yes          | No                    | No                     |            2385 |          762 |
| Yes          | No                    | Yes                    |            1081 |          337 |
| Yes          | Yes                   | No                     |            2775 |          532 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                   Enable Signal                                                                                                  |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_araddr11_out                                                                                                                                           | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/p_9_in                                                                                                                                                     | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                              |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/E[0]                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                  |                                                                                                                                                       |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                            | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S_AXI_INTR_inst/gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0                                                      |                2 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/read_victim_valid_reg_n_0                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                              |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                 |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                               |                                                                                                                                                       |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                          |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |              7 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                             |                                                                                                                                                       |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                      |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                                                | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_awaddr1                                                                                                                                                | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                       |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                      |                                                                                                                                                       |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc          |                                                                                                                                                       |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_awaddr[8]_i_1_n_0                                                                                                                                      | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                4 |              9 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                              |                                                                                                                                                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/current_counter[9]_i_1_n_0                                                                                                                                 | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_inputcontrol_reg1[10]_i_1_n_0                                                                                                                         | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/crc_cal/counter                                                                                                                                                                       | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/axi_araddr[8]_i_1_n_0                                                                                                                                      | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/address[8]_i_1_n_0                                                                                                                                         | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S_AXI_INTR_inst/reg_data_out0                                                                                |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/crc_result_reg[15]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/crc_cal/lfsr                                                                                                                                                                          | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/crc_cal/crc_out[15]_i_1_n_0                                                                                                                                                           | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                               | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                                 |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             21 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                              |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                         |                                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg4[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               16 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                           |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg5[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg6[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                             |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg7[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg8[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg9[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                         |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg27[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg32[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg0[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg10[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg11[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg12[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg14[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg15[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg16[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg17[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg18[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg19[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg1[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg20[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg21[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg22[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg23[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg24[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg25[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg26[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg13[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg28[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg29[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg2[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg30[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg31[31]_i_1_n_0                                                                                                                                |                                                                                                                                                       |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/hwac_data_reg3[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                            |                                                                                                                                                       |                9 |             33 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                 |                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                         |                                                                                                                                                       |               11 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                  |                                                                                                                                                       |               27 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               33 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                       |                                                                                                                                                       |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  |                                                                                                                                                       |               63 |            195 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               87 |            221 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |              101 |            255 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/crc_cal/data_in[398]                                                                                                                                                                  | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |              313 |           1023 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/bit_stream_out[1023]_i_1_n_0                                                                                                                               |                                                                                                                                                       |              234 |           1024 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/bit_stream_reg1[1023]_i_1_n_0                                                                                                                              | design_1_i/myiphwac_0/inst/myiphwac_v1_0_S00_AXI_inst/clear                                                                                           |              291 |           2016 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                     9 |
| 5      |                     5 |
| 6      |                     4 |
| 7      |                     1 |
| 8      |                     8 |
| 9      |                     3 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     1 |
| 13     |                     2 |
| 15     |                     1 |
| 16+    |                    67 |
+--------+-----------------------+


