/*
 * Copyright (c) 2024 Nuvoton Technology Corporation.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>

/* Macros for device tree declarations of npcm soc family */
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/clock/npcm_clock.h>
#include <zephyr/dt-bindings/flash_controller/npcm_qspi.h>
#include <zephyr/dt-bindings/sensor/npcm_tach.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/pinctrl/npcm-pinctrl.h>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4";
			reg = <0>;
		};
	};

	def-io-conf-list {
		compatible = "nuvoton,npcm-pinctrl-def";
		pinmux = <>;
	};

	pinctrl: pinctrl {
		compatible = "nuvoton,npcm-pinctrl";
		status = "okay";
	};

	soc {
		pcc: clock-controller@4000d000 {
			compatible = "nuvoton,npcm-pcc";
			/* Cells for bus type, clock control reg and bit */
			#clock-cells = <3>;
			/* First reg region is Power Management Controller */
			/* Second reg region is Core Domain Clock Generator */
			reg = <0x4000d000 0x2000
			       0x400b5000 0x2000>;
			reg-names = "pmc", "cdcg";
		};

		scfg: scfg@400c3000 {
			compatible = "nuvoton,npcm-scfg";
			/* First reg region is System Configuration Device */
			/* Second reg region is System Glue Device */
			reg = <0x400c3000 0x70
			       0x400a5000 0x2000>;
			reg-names = "scfg", "glue";
			#alt-cells = <3>;
			#lvol-cells = <2>;
		};

		uart1: serial@400c4000 {
			compatible = "nuvoton,npcm-uart";
			reg = <0x400c4000 0x100>;
			interrupts = <23 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL1 4>;
			status = "disabled";
		};

		uart2: serial@400c4200 {
			compatible = "nuvoton,npcm-uart";
			reg = <0x400c4200 0x100>;
			interrupts = <76 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL0 6>;
			status = "disabled";
		};

		mdc: mdc@4000c000 {
			compatible = "syscon";
			reg = <0x4000c000 0xa>;
			reg-io-width = <1>;
		};

		mdc_header: mdc@4000c00a {
			compatible = "syscon";
			reg = <0x4000c00a 0x4>;
			reg-io-width = <2>;
		};

		miwu0: miwu@400bb000 {
			compatible = "nuvoton,npcm-miwu";
			reg = <0x400bb000 0x2000>;
			index = <0>;
			#miwu-cells = <2>;
		};

		miwu1: miwu@400bd000 {
			compatible = "nuvoton,npcm-miwu";
			reg = <0x400bd000 0x2000>;
			index = <1>;
			#miwu-cells = <2>;
		};

		miwu2: miwu@400bf000 {
			compatible = "nuvoton,npcm-miwu";
			reg = <0x400bf000 0x2000>;
			index = <2>;
			#miwu-cells = <2>;
		};

		qspi_spim: quad-spim@40017000 {
			compatible = "nuvoton,npcm-spim-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40017000 0x100>;
		};

		qspi_fiu0: quad-fiu@40020000 {
			compatible = "nuvoton,npcm-fiu-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40020000 0x2000>;
		};

		spip1: spi@40016000 {
			compatible = "nuvoton,npcm-spip";
			reg = <0x40016000 0x100>;
			#address-cells = <1>;
			#size-cells = <0>;
		};

		gpio0: gpio@40081000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40081000 0x2000>;
			gpio-controller;
			index = <0x0>;
			#gpio-cells=<2>;
		};

		gpio1: gpio@40083000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40083000 0x2000>;
			gpio-controller;
			index = <0x1>;
			#gpio-cells=<2>;
		};

		gpio2: gpio@40085000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40085000 0x2000>;
			gpio-controller;
			index = <0x2>;
			#gpio-cells=<2>;
		};

		gpio3: gpio@40087000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40087000 0x2000>;
			gpio-controller;
			index = <0x3>;
			#gpio-cells=<2>;
		};

		gpio4: gpio@40089000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40089000 0x2000>;
			gpio-controller;
			index = <0x4>;
			#gpio-cells=<2>;
		};

		gpio5: gpio@4008b000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x4008b000 0x2000>;
			gpio-controller;
			index = <0x5>;
			#gpio-cells=<2>;
		};

		gpio6: gpio@4008d000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x4008d000 0x2000>;
			gpio-controller;
			index = <0x6>;
			#gpio-cells=<2>;
		};

		gpio7: gpio@4008f000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x4008f000 0x2000>;
			gpio-controller;
			index = <0x7>;
			#gpio-cells=<2>;
		};

		gpio8: gpio@40091000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40091000 0x2000>;
			gpio-controller;
			index = <0x8>;
			#gpio-cells=<2>;
		};

		gpio9: gpio@40093000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40093000 0x2000>;
			gpio-controller;
			index = <0x9>;
			#gpio-cells=<2>;
		};

		gpioa: gpio@40095000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40095000 0x2000>;
			gpio-controller;
			index = <0xA>;
			#gpio-cells=<2>;
		};

		gpiob: gpio@40097000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40097000 0x2000>;
			gpio-controller;
			index = <0xB>;
			#gpio-cells=<2>;
		};

		gpioc: gpio@40099000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x40099000 0x2000>;
			gpio-controller;
			index = <0xC>;
			#gpio-cells=<2>;
		};

		gpiod: gpio@4009b000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x4009b000 0x2000>;
			gpio-controller;
			index = <0xD>;
			#gpio-cells=<2>;
		};

		gpioe: gpio@4009d000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x4009d000 0x2000>;
			gpio-controller;
			index = <0xE>;
			#gpio-cells=<2>;
		};

		gpiof: gpio@4009f000 {
			compatible = "nuvoton,npcm-gpio";
			reg = <0x4009f000 0x2000>;
			gpio-controller;
			index = <0xF>;
			#gpio-cells=<2>;
		};

		twd: watchdog@400d8000 {
			compatible = "nuvoton,npcm-watchdog";
			reg = <0x400d8000 0x100>;
			t0-out = <&wui_t0out>;
		};

		dsadc: dsadc@400d1100 {
			compatible = "nuvoton,npcm-adc";
			#io-channel-cells = <1>;
			reg = <0x400d1100 0xf00>;
			interrupts = <21 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB1 NPCM_PWDWN_CTL4 4>;
			vref-mv = <2048>;
			status = "disabled";
		};

		i2c1a: i2c_a@40006000 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006000 0x200>;
			interrupts = <35 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 0>;
			status = "disabled";
		};

		i2c2a: i2c_a@40006200 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006200 0x200>;
			interrupts = <0 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 1>;
			status = "disabled";
		};

		i2c3a: i2c_a@40006400 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006400 0x200>;
			interrupts = <37 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 2>;
			status = "disabled";
		};

		i2c4a: i2c_a@40006600 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006600 0x200>;
			interrupts = <38 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 3>;
			status = "disabled";
		};

		i2c5a: i2c_a@40006800 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006800 0x200>;
			interrupts = <39 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 4>;
			status = "disabled";
		};

		i2c6a: i2c_a@40006a00 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006a00 0x200>;
			interrupts = <20 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 5>;
			status = "disabled";
		};

		i2c7a: i2c_a@40006c00 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006c00 0x200>;
			interrupts = <70 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL7 0>;
			status = "disabled";
		};

		i2c8a: i2c_a@40006e00 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006e00 0x200>;
			interrupts = <71 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL7 1>;
			status = "disabled";
		};

		i2c9a: i2c_a@40007000 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40007000 0x200>;
			interrupts = <72 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL7 2>;
			status = "disabled";
		};

		i2c10a: i2c_a@40007200 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40007200 0x200>;
			interrupts = <73 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL7 3>;
			status = "disabled";
		};

		i2c11a: i2c_a@40007400 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40007400 0x200>;
			interrupts = <74 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL7 4>;
			status = "disabled";
		};

		i2c12a: i2c_a@40007600 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40007600 0x200>;
			interrupts = <75 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL7 5>;
			status = "disabled";
		};

		i2c1b: i2c_b@40006000 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006000 0x200>;
			interrupts = <35 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 0>;
			status = "disabled";
		};

		i2c4b: i2c_b@40006600 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006600 0x200>;
			interrupts = <38 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 3>;
			status = "disabled";
		};

		i2c6b: i2c_b@40006a00 {
			compatible = "nuvoton,npcm-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x40006a00 0x200>;
			interrupts = <20 3>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL3 5>;
			status = "disabled";
		};

                i3c1: i3c@40004000 {
			compatible = "nuvoton,npcm-i3c";
			reg-names = "i3c1", "pdma0", "pdma1";
			reg = <0x40004000 0x2000
			       0x40015000 0x10
			       0x40015010 0x10>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL0 2>;
			interrupts = <64 3>;
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <0>;
		};

		i3c2: i3c@40004200 {
			compatible = "nuvoton,npcm-i3c";
			reg-names = "i3c2", "pdma2", "pdma3";
			reg = <0x40004200 0x2000
			       0x40015020 0x10
			       0x40015030 0x10>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL8 0>;
			interrupts = <65 3>;
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <0>;
		};

		i3c3: i3c@40004400 {
			compatible = "nuvoton,npcm-i3c";
			reg-names = "i3c3", "pdma4", "pdma5";
			reg = <0x40004400 0x2000
			       0x40015040 0x10
			       0x40015050 0x10>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL8 1>;
			interrupts = <66 3>;
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <0>;
		};

		i3c4: i3c@40004600 {
			compatible = "nuvoton,npcm-i3c";
			reg-names = "i3c4", "pdma6", "pdma7";
			reg = <0x40004600 0x2000
			       0x40015060 0x10
			       0x40015070 0x10>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL8 2>;
			interrupts = <67 3>;
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <0>;
		};

		i3c5: i3c@40004800 {
			compatible = "nuvoton,npcm-i3c";
			reg-names = "i3c5", "pdma8", "pdma9";
			reg = <0x40004800 0x2000
			       0x40015080 0x10
			       0x40015090 0x10>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL8 3>;
			interrupts = <68 3>;
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <0>;
		};

		i3c6: i3c@40004a00 {
			compatible = "nuvoton,npcm-i3c";
			reg-names = "i3c6", "pdma10", "pdma11";
			reg = <0x40004a00 0x2000
			       0x400150a0 0x10
			       0x400150b0 0x10>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB3 NPCM_PWDWN_CTL8 4>;
			interrupts = <69 3>;
			status = "disabled";
			#address-cells = <3>;
			#size-cells = <0>;
		};

		timer1: timer@400b0000 {
			compatible = "nuvoton,npcm-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b0000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL4 0>;
			interrupts = <29 1>;
			status = "disabled";
		};

		timer2: timer@400b2000 {
			compatible = "nuvoton,npcm-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b2000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL4 1>;
			interrupts = <30 1>;
			status = "disabled";
                };

		timer3: timer@400b4000 {
			compatible = "nuvoton,npcm-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b4000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL4 2>;
			interrupts = <31 1>;
			status = "disabled";
		};

		timer4: timer@400b6000 {
			compatible = "nuvoton,npcm-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b6000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL6 0>;
			interrupts = <32 1>;
			status = "disabled";
		};

		timer5: timer@400b8000 {
			compatible = "nuvoton,npcm-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400b8000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL6 1>;
			interrupts = <33 1>;
			status = "disabled";
		};

		timer6: timer@400ba000 {
			compatible = "nuvoton,npcm-itim32";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x400ba000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL6 2>;
			interrupts = <34 1>;
			status = "disabled";
		};

		tach1: tach@400e1000 {
			compatible = "nuvoton,npcm-tach";
			reg = <0x400e1000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_LFCLK NPCM_PWDWN_CTL1 5>;
			tach-channel = <1>;
			status = "disabled";
		};

		tach2: tach@400e3000 {
			compatible = "nuvoton,npcm-tach";
			reg = <0x400e3000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_LFCLK NPCM_PWDWN_CTL1 6>;
			tach-channel = <2>;
			status = "disabled";
		};

		tach3: tach@400e5000 {
			compatible = "nuvoton,npcm-tach";
			reg = <0x400e5000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_LFCLK NPCM_PWDWN_CTL1 7>;
			tach-channel = <3>;
			status = "disabled";
		};

		pwm1: pwm@40080000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40080000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 0>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm2: pwm@40082000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40082000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 1>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm3: pwm@40084000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40084000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 2>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm4: pwm@40086000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40086000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 3>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm5: pwm@40088000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40088000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 4>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm6: pwm@4008a000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x4008a000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 5>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm7: pwm@4008c000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x4008c000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 6>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm8: pwm@4008e000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x4008e000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL2 7>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm9: pwm@40090000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40090000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL0 0>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		pwm10: pwm@40092000 {
			compatible = "nuvoton,npcm-pwm";
			reg = <0x40092000 0x2000>;
			clocks = <&pcc NPCM_CLOCK_BUS_APB2 NPCM_PWDWN_CTL0 1>;
			#pwm-cells = <3>;
			status = "disabled";
		};

		usbd20: usbd@4001b000 {
			compatible = "nuvoton,npcm-usbd";
			reg = <0x4001b000 0x1000>;
			interrupts = <13 3>;
			num-bidir-endpoints = <13>;
			usbd-ram-size = <4096>;
			status = "disabled";
		};

		emac: ethernet@40018000 {
			compatible = "nuvoton,npcm-ethernet";
			reg = <0x40018000 0x2000>;
			interrupts = <36 3>;
			status = "disabled";
		};
	};

	soc-id {
		compatible = "nuvoton,npcm-soc-id";
		family-id = <0x20>;
	};

	booter-variant {
		compatible = "nuvoton,npcm-booter-variant";
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
