
---------- Begin Simulation Statistics ----------
final_tick                               1243829021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57256                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702372                       # Number of bytes of host memory used
host_op_rate                                    57425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21429.65                       # Real time elapsed on the host
host_tick_rate                               58042435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226981399                       # Number of instructions simulated
sim_ops                                    1230606798                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.243829                       # Number of seconds simulated
sim_ticks                                1243829021000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.992419                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              151995218                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           178833853                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12818685                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        238709316                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24291526                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24479540                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          188014                       # Number of indirect misses.
system.cpu0.branchPred.lookups              305823270                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900699                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811481                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8264550                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274856519                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40428942                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      132201121                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132092448                       # Number of instructions committed
system.cpu0.commit.committedOps            1133906463                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2017713068                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.398059                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1504598382     74.57%     74.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    295605668     14.65%     89.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77302799      3.83%     93.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60294660      2.99%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26078248      1.29%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7964365      0.39%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2835164      0.14%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2604840      0.13%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40428942      2.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2017713068                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206081                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097757705                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345497338                       # Number of loads committed
system.cpu0.commit.membars                    3625386                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625392      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630114803     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347308811     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141439984     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133906463                       # Class of committed instruction
system.cpu0.commit.refs                     488748823                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132092448                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133906463                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.194387                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.194387                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            406030217                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4560944                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           149388608                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1285949101                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               723368908                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                894505062                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8279540                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15795088                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7855851                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  305823270                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                226384247                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1300955348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4407661                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1314957921                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1299                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25667684                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123105                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         726248629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         176286744                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.529318                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2040039578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.645464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.882948                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1093962480     53.62%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               705978230     34.61%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147960936      7.25%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69351324      3.40%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11650663      0.57%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8418430      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901945      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1812240      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3330      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2040039578                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       74                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      444209625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8365696                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               290515972                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.502905                       # Inst execution rate
system.cpu0.iew.exec_refs                   561511606                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 166587314                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              315695610                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            394884866                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816556                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3684597                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           170888563                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1266088815                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            394924292                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7817104                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1249341416                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1388281                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17488317                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8279540                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21264334                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       416487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        29686336                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9097                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16441                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7470854                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49387528                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     27637067                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16441                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       918502                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7447194                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                549654503                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1235852787                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838343                       # average fanout of values written-back
system.cpu0.iew.wb_producers                460799244                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.497475                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1235936097                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1541478017                       # number of integer regfile reads
system.cpu0.int_regfile_writes              789347486                       # number of integer regfile writes
system.cpu0.ipc                              0.455708                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.455708                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627070      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            678144944     53.94%     54.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8565438      0.68%     54.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860418      0.23%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             10      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           398507682     31.70%     86.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165452908     13.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1257158521                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     65                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                126                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           61                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4427009                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003521                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 718834     16.24%     16.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1724      0.04%     16.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 719349     16.25%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2622302     59.23%     91.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               364796      8.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1257958395                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4559051788                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1235852726                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1398286681                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1260646062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1257158521                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442753                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      132182267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           268286                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1307                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     32050897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2040039578                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.616242                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.854712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1149279689     56.34%     56.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          613187447     30.06%     86.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          219759977     10.77%     97.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38170692      1.87%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13227467      0.65%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2550713      0.13%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3042639      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             547855      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             273099      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2040039578                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.506052                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23676651                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10849694                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           394884866                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          170888563                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1516                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2484249203                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4539322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              351585741                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724647434                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13351081                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               733742796                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23638837                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                33254                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1581865174                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1280010738                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          821828883                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                891055080                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17734479                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8279540                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             55230256                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                97181381                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               74                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1581865100                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        146165                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4763                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30824378                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4758                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3243372613                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2554569138                       # The number of ROB writes
system.cpu0.timesIdled                       23172881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.316267                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12815584                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15381851                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2289107                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20439225                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1276698                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1611146                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          334448                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24627886                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23218                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811202                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1295183                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17164941                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4197804                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434289                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22525726                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94888951                       # Number of instructions committed
system.cpu1.commit.committedOps              96700335                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    400139703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.241666                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.042735                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    364443899     91.08%     91.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16914372      4.23%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6327619      1.58%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3482809      0.87%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2271896      0.57%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1377587      0.34%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       741672      0.19%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       382045      0.10%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4197804      1.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    400139703                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257689                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92275701                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24470629                       # Number of loads committed
system.cpu1.commit.membars                    3622529                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622529      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56328734     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26281831     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9321661      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96700335                       # Class of committed instruction
system.cpu1.commit.refs                      35603504                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94888951                       # Number of Instructions Simulated
system.cpu1.committedOps                     96700335                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.274835                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.274835                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            322303958                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1005475                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11730930                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             126354243                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19938933                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 56132008                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1295679                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1735101                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4226629                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24627886                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18317550                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    378822614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               185561                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139161826                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                4579212                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060714                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22784960                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14092282                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.343072                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         403897207                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.352657                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.833366                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               316412228     78.34%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54988558     13.61%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20567376      5.09%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6464675      1.60%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1554389      0.38%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2758071      0.68%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1151675      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     228      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           403897207                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1737444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1359063                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19686222                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.260351                       # Inst execution rate
system.cpu1.iew.exec_refs                    37539405                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11430004                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              275464830                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29688585                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534044                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1398538                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13918833                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          119215470                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26109401                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1329528                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            105607416                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1714008                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4141720                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1295679                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8200687                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21253                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1091246                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10137                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          580                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          632                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5217956                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2785958                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           580                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       178586                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1180477                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61367873                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105098786                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815655                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50054992                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259097                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105135509                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               134812238                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73349890                       # number of integer regfile writes
system.cpu1.ipc                              0.233927                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.233927                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622635      3.39%      3.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64369720     60.19%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383165      0.36%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762608      0.71%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28144714     26.32%     90.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9654090      9.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             106936944                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3205948                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029980                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 385554     12.03%     12.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4877      0.15%     12.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 610899     19.06%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1956781     61.04%     92.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               247833      7.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106520241                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         621128923                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105098774                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        141731121                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 111614357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                106936944                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601113                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22515134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           151908                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2166824                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15163947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    403897207                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264763                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.732920                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          336462444     83.30%     83.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44874783     11.11%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13795708      3.42%     97.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3276783      0.81%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4124700      1.02%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             491488      0.12%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             487210      0.12%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             311832      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              72259      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      403897207                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.263629                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15392832                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3469510                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29688585                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13918833                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       405634651                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2082006906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              295881603                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67703598                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11354612                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23189411                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3270371                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25024                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            157990017                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             123817138                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86668863                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55975955                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12106311                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1295679                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27526540                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18965265                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       157990005                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28019                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23195243                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   515167674                       # The number of ROB reads
system.cpu1.rob.rob_writes                  242218605                       # The number of ROB writes
system.cpu1.timesIdled                         183082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         18382889                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3582                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18458365                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                437777                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19806812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39514471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2031657                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       275606                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64138931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12874904                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128260548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13150510                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16826169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3919059                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15788496                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              365                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2978457                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2978457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16826171                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     59319097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               59319097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1518315840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1518315840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19806916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19806916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19806916                       # Request fanout histogram
system.membus.respLayer1.occupancy       102903348343                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60812582971                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    324237785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   475257286.638060                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        75500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1248881500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1241559356500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2269664500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    199363736                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       199363736                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    199363736                       # number of overall hits
system.cpu0.icache.overall_hits::total      199363736                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27020510                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27020510                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27020510                       # number of overall misses
system.cpu0.icache.overall_misses::total     27020510                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 533452049996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 533452049996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 533452049996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 533452049996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    226384246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    226384246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    226384246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    226384246                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119357                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119357                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119357                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119357                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 19742.486356                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 19742.486356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 19742.486356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 19742.486356                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2554                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.115385                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25103878                       # number of writebacks
system.cpu0.icache.writebacks::total         25103878                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1916596                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1916596                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1916596                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1916596                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25103914                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25103914                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25103914                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25103914                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 488848860997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 488848860997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 488848860997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 488848860997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110891                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110891                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110891                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110891                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19473.013690                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19473.013690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19473.013690                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19473.013690                       # average overall mshr miss latency
system.cpu0.icache.replacements              25103878                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    199363736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      199363736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27020510                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27020510                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 533452049996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 533452049996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    226384246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    226384246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119357                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119357                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 19742.486356                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 19742.486356                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1916596                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1916596                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25103914                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25103914                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 488848860997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 488848860997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110891                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19473.013690                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19473.013690                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          224467513                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25103881                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.941546                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        477872405                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       477872405                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    433318331                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       433318331                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    433318331                       # number of overall hits
system.cpu0.dcache.overall_hits::total      433318331                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     64874385                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      64874385                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     64874385                       # number of overall misses
system.cpu0.dcache.overall_misses::total     64874385                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1746082431796                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1746082431796                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1746082431796                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1746082431796                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    498192716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    498192716                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    498192716                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    498192716                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.130219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.130219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.130219                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.130219                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26914.820569                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26914.820569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26914.820569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26914.820569                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16243698                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        28561                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1097255                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            371                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.803941                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.983827                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     36482575                       # number of writebacks
system.cpu0.dcache.writebacks::total         36482575                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29145088                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29145088                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29145088                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29145088                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35729297                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35729297                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35729297                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35729297                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 781544684006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 781544684006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 781544684006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 781544684006                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071718                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071718                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071718                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071718                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21874.057136                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21874.057136                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21874.057136                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21874.057136                       # average overall mshr miss latency
system.cpu0.dcache.replacements              36482575                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    317603281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      317603281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39152532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39152532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1055968883000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1055968883000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    356755813                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    356755813                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109746                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109746                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26970.640954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26970.640954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12727802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12727802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26424730                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26424730                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 568503340500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 568503340500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21514.064306                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21514.064306                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115715050                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115715050                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     25721853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     25721853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 690113548796                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 690113548796                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141436903                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141436903                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.181861                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.181861                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26829.853541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26829.853541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     16417286                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     16417286                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9304567                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9304567                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 213041343506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 213041343506                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065786                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065786                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 22896.427475                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22896.427475                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1405                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1405                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9826000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9826000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446741                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446741                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6993.594306                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6993.594306                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1396                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       695000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       695000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77222.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2930                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2930                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       851500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       851500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3099                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054534                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054534                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5038.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5038.461538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       682500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       682500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054534                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054534                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4038.461538                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4038.461538                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762350                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762350                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65913411500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65913411500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420843                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420843                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86460.827048                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86460.827048                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762350                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762350                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65151061500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65151061500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420843                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85460.827048                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85460.827048                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990613                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          470864126                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         36491354                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.903444                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990613                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999707                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1036512268                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1036512268                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22509078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            31396613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              194454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              569255                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54669400                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22509078                       # number of overall hits
system.l2.overall_hits::.cpu0.data           31396613                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             194454                       # number of overall hits
system.l2.overall_hits::.cpu1.data             569255                       # number of overall hits
system.l2.overall_hits::total                54669400                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2594832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5082022                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1766750                       # number of demand (read+write) misses
system.l2.demand_misses::total                9448071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2594832                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5082022                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4467                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1766750                       # number of overall misses
system.l2.overall_misses::total               9448071                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 209395910500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 428112202499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    402070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 178638089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     816548271999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 209395910500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 428112202499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    402070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 178638089000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    816548271999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25103910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        36478635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          198921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2336005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64117471                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25103910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       36478635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         198921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2336005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64117471                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.139315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.022456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.756313                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.139315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.022456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.756313                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80697.290037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84240.525228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90008.954556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101111.130041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86424.866197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80697.290037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84240.525228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90008.954556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101111.130041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86424.866197                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 22                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             22                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9815744                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3919059                       # number of writebacks
system.l2.writebacks::total                   3919059                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         410202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         153673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              564006                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        410202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        153673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             564006                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2594724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4671820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1613077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8884065                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2594724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4671820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1613077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12454027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21338092                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 183443579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 355123941999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    356240500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 151030319504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 689954081503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 183443579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 355123941999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    356240500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 151030319504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 813041591511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1502995673014                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.128070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.022341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.690528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.138559                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.128070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.022341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.690528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332797                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70698.686835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76014.046346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80162.128713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93628.710535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77661.980355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70698.686835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76014.046346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80162.128713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93628.710535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65283.429329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70437.210272                       # average overall mshr miss latency
system.l2.replacements                       31078977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12000312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12000312                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12000312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12000312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51842319                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51842319                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51842319                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51842319                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12454027                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12454027                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 813041591511                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 813041591511                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65283.429329                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65283.429329                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       635500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       666000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              121                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.900826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6689.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2178.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6110.091743                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1911500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       285000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2196500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.900826                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.052632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20151.376147                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       115000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       115000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 38333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        23000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       145500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       185500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        72750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        46375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8069877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           204786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8274663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1988205                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1218434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3206639                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 172156219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 125278777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  297434996500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10058082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1423220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11481302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.197672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.856111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.279292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86588.766752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102819.502328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92755.996699                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       192070                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        80376                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           272446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1796135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1138058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2934193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 140470420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 107574704000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 248045124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.799636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78207.050138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94524.799263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84536.062897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22509078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        194454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22703532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2594832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2599299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 209395910500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    402070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 209797980500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25103910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       198921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25302831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.022456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.102728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80697.290037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90008.954556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80713.292507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          108                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           131                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2594724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2599168                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 183443579500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    356240500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 183799820000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.022341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.102722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70698.686835                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80162.128713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70714.867219                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23326736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       364469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23691205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3093817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       548316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3642133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 255955983499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53359311500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 309315294999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26420553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       912785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27333338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.117099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.600707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82731.455512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97314.890501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84926.963128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       218132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        73297                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       291429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2875685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       475019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3350704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 214653521999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43455615504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 258109137503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.108843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.520406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.122587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74644.309790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91481.847050                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77031.315659                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          783                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               793                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2549                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2604                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     65254500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1861500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     67116000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3332                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           65                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3397                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.765006                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.766559                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25600.039231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33845.454545                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25774.193548                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1032                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1061                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1543                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31105900                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       525499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31631399                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.455282                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.454224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20504.878049                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20211.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20499.934543                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                   138317334                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  31080730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.450260                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.723286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.286466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.065229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.777223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.121005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.401926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.423766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1054789802                       # Number of tag accesses
system.l2.tags.data_accesses               1054789802                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     166064448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     300734272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        284416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     104563904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    695849024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1267496064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    166064448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       284416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     166348864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    250819776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       250819776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2594757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4698973                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1633811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10872641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19804626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3919059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3919059                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        133510672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        241781038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           228662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84066140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    559441058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1019027569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    133510672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       228662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133739333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201651330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201651330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201651330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       133510672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       241781038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          228662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84066140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    559441058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1220678899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3513595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2594757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4247223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1601286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10828297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007848593252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       214577                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       214578                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38214215                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3309256                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19804628                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3919059                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19804628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3919059                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 528621                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                405464                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            524059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            522813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            614466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            644086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2943516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3986599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1380576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            928224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            804329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            795156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           789787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1008937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           836975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1373401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           535450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1587631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            191985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            218401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            269677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            309788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            267434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            263177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           262725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           274026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 436536554277                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                96380025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            797961648027                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22646.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41396.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15537447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2292030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19804628                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3919059                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6264918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4821600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3740160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1679619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1193656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  837549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  289360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  204819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  140424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   42964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  17366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 165984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 230603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 232984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 235880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 244648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 230826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 227456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 222693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 219462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 218801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 220730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4960098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.052861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.074118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.222625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1204806     24.29%     24.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1979823     39.91%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       490618      9.89%     74.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       387667      7.82%     81.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       211401      4.26%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       129655      2.61%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       109009      2.20%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        83980      1.69%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       363139      7.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4960098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       214578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.832159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    425.948102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       214577    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        214578                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       214577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           181351     84.52%     84.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3593      1.67%     86.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18523      8.63%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6856      3.20%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2813      1.31%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              957      0.45%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              348      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        214577                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1233664320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                33831744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               224869120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1267496192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            250819776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       991.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1019.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1243829019500                       # Total gap between requests
system.mem_ctrls.avgGap                      52429.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    166064448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    271822272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       284416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    102482304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    693010880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    224869120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 133510671.640776902437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 218536685.839234799147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 228661.653007049434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82392597.591594547033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 557159278.566149473190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180787806.204434901476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2594757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4698973                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1633811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10872643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3919059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  76555734576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 165905566642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    169336410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  83579490781                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 471751519618                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30115298313108                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29504.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35306.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38104.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51156.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43388.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7684318.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15208007220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8083228560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         55204095240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9536673780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98186281440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     539555499150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23267818560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       749041603950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.206245                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55631683689                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41533960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1146663377311                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20207163900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10740339555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         82426580460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8804182500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98186281440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     545885724780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17937102240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       784187374875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.462356                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41338460944                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41533960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1160956600056                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12847757716.049383                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56769186937.322548                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 409522324500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   203160646000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1040668375000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18116205                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18116205                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18116205                       # number of overall hits
system.cpu1.icache.overall_hits::total       18116205                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       201345                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        201345                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       201345                       # number of overall misses
system.cpu1.icache.overall_misses::total       201345                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3107557500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3107557500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3107557500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3107557500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18317550                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18317550                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18317550                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18317550                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010992                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010992                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010992                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010992                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15433.993891                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15433.993891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15433.993891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15433.993891                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       198889                       # number of writebacks
system.cpu1.icache.writebacks::total           198889                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2424                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2424                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2424                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2424                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       198921                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       198921                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       198921                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       198921                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2870967500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2870967500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2870967500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2870967500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010860                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010860                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010860                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010860                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14432.701927                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14432.701927                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14432.701927                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14432.701927                       # average overall mshr miss latency
system.cpu1.icache.replacements                198889                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18116205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18116205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       201345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       201345                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3107557500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3107557500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18317550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18317550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010992                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010992                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15433.993891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15433.993891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2424                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2424                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       198921                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       198921                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2870967500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2870967500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010860                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010860                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14432.701927                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14432.701927                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991122                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18251962                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           198889                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.769590                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        343375000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991122                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999723                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999723                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36834021                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36834021                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27913711                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27913711                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27913711                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27913711                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6346402                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6346402                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6346402                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6346402                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 532983567162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 532983567162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 532983567162                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 532983567162                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34260113                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34260113                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34260113                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34260113                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185242                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185242                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185242                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185242                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83982.005420                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83982.005420                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83982.005420                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83982.005420                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1411282                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       162971                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23693                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1456                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.565357                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   111.930632                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2335391                       # number of writebacks
system.cpu1.dcache.writebacks::total          2335391                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4713410                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4713410                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4713410                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4713410                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1632992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1632992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1632992                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1632992                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 126592860619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 126592860619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 126592860619                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 126592860619                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047665                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047665                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047665                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047665                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77522.033555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77522.033555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77522.033555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77522.033555                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2335391                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21208991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21208991                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3729904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3729904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 264413411000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 264413411000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24938895                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24938895                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149562                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70890.138459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70890.138459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2816820                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2816820                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       913084                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       913084                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59194262000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59194262000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64828.933592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64828.933592                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6704720                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6704720                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2616498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2616498                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 268570156162                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 268570156162                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9321218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9321218                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.280703                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280703                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102644.892586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102644.892586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1896590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1896590                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       719908                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       719908                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  67398598619                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  67398598619                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93621.127448                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93621.127448                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5219000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5219000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33670.967742                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33670.967742                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004283                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004283                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        46500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4527.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4527.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       388000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       388000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242826                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242826                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3527.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3527.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099151                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099151                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712051                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712051                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63763706000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63763706000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811202                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811202                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393137                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393137                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89549.352504                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89549.352504                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712051                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712051                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  63051655000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  63051655000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393137                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393137                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88549.352504                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88549.352504                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.155357                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31355281                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2344914                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.371612                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        343386500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.155357                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942355                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942355                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74489413                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74489413                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1243829021000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52636886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15919371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52120415                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27159918                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17641280                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             374                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11498881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11498880                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25302835                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27334052                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3397                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75311701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    109456471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       596731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7016643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192381546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3213298368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4669517120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     25459840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298969792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8207245120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48739090                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251991360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        112860077                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.137125                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               97659811     86.53%     86.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14924651     13.22%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 275609      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          112860077                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128251004992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       54743896598                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37978099249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3519492916                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         298456349                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2242622407500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111803                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730216                       # Number of bytes of host memory used
host_op_rate                                   112376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14512.87                       # Real time elapsed on the host
host_tick_rate                               68821194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622576890                       # Number of instructions simulated
sim_ops                                    1630902929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.998793                       # Number of seconds simulated
sim_ticks                                998793386500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.877300                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24315573                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            26756487                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3965137                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         50616345                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            931344                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1169625                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          238281                       # Number of indirect misses.
system.cpu0.branchPred.lookups               56040117                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       138535                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        195749                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3316819                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  30892847                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10970212                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        4584032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82013309                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           178637304                       # Number of instructions committed
system.cpu0.commit.committedOps             180751514                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1208640106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.149549                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.891998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1152398554     95.35%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     24416458      2.02%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5823142      0.48%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9615158      0.80%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2121990      0.18%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1031166      0.09%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1406170      0.12%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       857256      0.07%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10970212      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1208640106                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     19937                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1796576                       # Number of function calls committed.
system.cpu0.commit.int_insts                175654038                       # Number of committed integer instructions.
system.cpu0.commit.loads                     60855228                       # Number of loads committed
system.cpu0.commit.membars                    3239382                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3243951      1.79%      1.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       102938673     56.95%     58.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2139507      1.18%     59.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          971421      0.54%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3046      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9139      0.01%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1523      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1557      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       61047877     33.77%     94.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10390148      5.75%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3100      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1556      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        180751514                       # Class of committed instruction
system.cpu0.commit.refs                      71442681                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  178637304                       # Number of Instructions Simulated
system.cpu0.committedOps                    180751514                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.535159                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.535159                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1030072830                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               656900                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19696466                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             281080218                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92030495                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 86427096                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3354304                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1467537                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9746406                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   56040117                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17342677                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1113237309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               837499                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         6101                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     339819372                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4785                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        24686                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8013240                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036755                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         104351630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25246917                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.222877                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1221631131                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.281105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.820904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1030894048     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               119295137      9.77%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25012858      2.05%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20990555      1.72%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21302602      1.74%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2205142      0.18%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  246872      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   74665      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1609252      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1221631131                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    17489                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   12694                       # number of floating regfile writes
system.cpu0.idleCycles                      303066573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3537804                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                36595499                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.165749                       # Inst execution rate
system.cpu0.iew.exec_refs                   117398930                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11299414                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               28023299                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             93234858                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1865638                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           690784                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12201362                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          260564424                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            106099516                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2034811                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            252716415                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                280091                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            357282298                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3354304                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            357162598                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5119664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          365512                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4700                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4856                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32379630                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1613920                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4856                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1458099                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2079705                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                188299915                       # num instructions consuming a value
system.cpu0.iew.wb_count                    224975726                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777641                       # average fanout of values written-back
system.cpu0.iew.wb_producers                146429774                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.147554                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     225685561                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               326468759                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177084540                       # number of integer regfile writes
system.cpu0.ipc                              0.117162                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.117162                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3283891      1.29%      1.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            128720460     50.53%     51.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3135507      1.23%     53.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               971929      0.38%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 50      0.00%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3046      0.00%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9139      0.00%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            128      0.00%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1523      0.00%     53.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1557      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           107437587     42.17%     95.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11180319      4.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4354      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1735      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             254751225                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  26032                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              47626                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        20482                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             23239                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3878763                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015226                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 887363     22.88%     22.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4457      0.11%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2830041     72.96%     95.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               152402      3.93%     99.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             4488      0.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             255320065                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1735893408                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    224955244                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        340357145                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 254540207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                254751225                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6024217                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79812994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           928689                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1440185                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     45662746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1221631131                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.208534                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.720307                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1085837555     88.88%     88.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           73205241      5.99%     94.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32239515      2.64%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14003115      1.15%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10379587      0.85%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3303647      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1942089      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             394564      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325818      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1221631131                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167083                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5429714                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          829470                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            93234858                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12201362                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  58030                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15281                       # number of misc regfile writes
system.cpu0.numCycles                      1524697704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   472889431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              395698686                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            138319677                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5373360                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                98700934                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             271311869                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               480632                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            353988355                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             266789376                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          209748348                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 88591265                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4348105                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3354304                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            279072040                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71428739                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            17593                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       353970762                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     356213902                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1669056                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52879360                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1698511                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1460130920                       # The number of ROB reads
system.cpu0.rob.rob_writes                  538528637                       # The number of ROB writes
system.cpu0.timesIdled                        3490448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                34987                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.241973                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27140717                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30757151                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4418172                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         57799688                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1565849                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1883503                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          317654                       # Number of indirect misses.
system.cpu1.branchPred.lookups               64889400                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       234438                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        185875                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3739477                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  38360352                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12528590                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5559016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       85589473                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           216958187                       # Number of instructions committed
system.cpu1.commit.committedOps             219544617                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1364969012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.160842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.909024                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1293230401     94.74%     94.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32348020      2.37%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8725607      0.64%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10911921      0.80%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3072923      0.23%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1385684      0.10%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1800274      0.13%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       965592      0.07%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12528590      0.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1364969012                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    104282                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2854108                       # Number of function calls committed.
system.cpu1.commit.int_insts                213306977                       # Number of committed integer instructions.
system.cpu1.commit.loads                     69974117                       # Number of loads committed
system.cpu1.commit.membars                    3935201                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3959255      1.80%      1.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       126955359     57.83%     59.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2497834      1.14%     60.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1267308      0.58%     61.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16036      0.01%     61.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48108      0.02%     61.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8018      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8018      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       70143924     31.95%     93.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14616655      6.66%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16068      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8034      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        219544617                       # Class of committed instruction
system.cpu1.commit.refs                      84784681                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  216958187                       # Number of Instructions Simulated
system.cpu1.committedOps                    219544617                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.260148                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.260148                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1128704893                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               688430                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22394212                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             325378494                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               130849577                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                105048403                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3803250                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1454568                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10307543                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   64889400                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22452133                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1225987476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1083233                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         3434                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     387322771                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                6117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        29552                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8973444                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036208                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         148200365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28706566                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216127                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1378713666                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.283978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1162523750     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               134434634      9.75%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                29708772      2.15%     96.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                23263514      1.69%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                23176316      1.68%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2905893      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  406387      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  146417      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2147983      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1378713666                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    88691                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   64446                       # number of floating regfile writes
system.cpu1.idleCycles                      413393143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3964959                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44228443                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.164062                       # Inst execution rate
system.cpu1.iew.exec_refs                   132456949                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  15567530                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29492614                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            103691891                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2229535                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           921195                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16594292                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          302889083                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            116889419                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2322556                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            294016851                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                307975                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            362367610                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3803250                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            362272876                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5286046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          785701                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6437                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         5090                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          450                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33717774                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1783728                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          5090                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1709331                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2255628                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                213030546                       # num instructions consuming a value
system.cpu1.iew.wb_count                    265120931                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.774436                       # average fanout of values written-back
system.cpu1.iew.wb_producers                164978463                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.147938                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     265902014                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               380794690                       # number of integer regfile reads
system.cpu1.int_regfile_writes              205405522                       # number of integer regfile writes
system.cpu1.ipc                              0.121063                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121063                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4025753      1.36%      1.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            153695534     51.86%     53.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3450818      1.16%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1269795      0.43%     54.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 26      0.00%     54.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16036      0.01%     54.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48108      0.02%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             96      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8018      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8018      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           118312322     39.92%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           15480169      5.22%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16533      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8181      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             296339407                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 105020                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             210042                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       104671                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            105928                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4331279                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014616                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 969703     22.39%     22.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11217      0.26%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     29      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3070537     70.89%     93.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               279789      6.46%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             296539913                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1976482439                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    265016260                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        386131027                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 295641408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                296339407                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7247675                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       83344466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           968722                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1688659                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     48100694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1378713666                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214939                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.723965                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1217997300     88.34%     88.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           88518118      6.42%     94.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           38008356      2.76%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15864481      1.15%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11614006      0.84%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3729096      0.27%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2147412      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             454018      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             380879      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1378713666                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.165358                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6474810                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1000137                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           103691891                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16594292                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 181429                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 80180                       # number of misc regfile writes
system.cpu1.numCycles                      1792106809                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   205399413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              402351559                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            165468538                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5791333                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               138097828                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             270867685                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               473826                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            410654748                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             309803214                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          240071297                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                107165719                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4967815                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3803250                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            279770421                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                74602759                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            88772                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       410565976                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     447524889                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2022868                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 57023720                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2059681                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1656994478                       # The number of ROB reads
system.cpu1.rob.rob_writes                  624018112                       # The number of ROB writes
system.cpu1.timesIdled                        5170122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         60504834                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               145870                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            61642538                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1694330                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     82632037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     163032356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3667982                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3152917                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38290330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     34646339                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76683996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       37799256                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           79526716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7581512                       # Transaction distribution
system.membus.trans_dist::WritebackClean          113                       # Transaction distribution
system.membus.trans_dist::CleanEvict         72845946                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           146632                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          80751                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2834377                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2830958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      79526714                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         16311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    245390030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              245390030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5756115136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5756115136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           176834                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          82604785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                82604785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            82604785                       # Request fanout histogram
system.membus.respLayer1.occupancy       423421758376                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        210475855228                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   998793386500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   998793386500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23648                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11824                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19997515.857578                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   71697814.049565                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11824    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1443231000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11824                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   762342759000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 236450627500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     13922701                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13922701                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     13922701                       # number of overall hits
system.cpu0.icache.overall_hits::total       13922701                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3419968                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3419968                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3419968                       # number of overall misses
system.cpu0.icache.overall_misses::total      3419968                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 237197402439                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 237197402439                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 237197402439                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 237197402439                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17342669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17342669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17342669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17342669                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.197200                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.197200                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.197200                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.197200                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69356.614576                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69356.614576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69356.614576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69356.614576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       167448                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2019                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    82.936107                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3143222                       # number of writebacks
system.cpu0.icache.writebacks::total          3143222                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       274781                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       274781                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       274781                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       274781                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3145187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3145187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3145187                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3145187                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 216152759457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 216152759457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 216152759457                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 216152759457                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.181355                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.181355                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.181355                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.181355                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68724.930968                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68724.930968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68724.930968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68724.930968                       # average overall mshr miss latency
system.cpu0.icache.replacements               3143222                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     13922701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13922701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3419968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3419968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 237197402439                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 237197402439                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17342669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17342669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.197200                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.197200                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69356.614576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69356.614576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       274781                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       274781                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3145187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3145187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 216152759457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 216152759457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.181355                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.181355                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68724.930968                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68724.930968                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.987216                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17068024                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3145219                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.426657                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.987216                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         37830525                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        37830525                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     61760620                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        61760620                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     61760620                       # number of overall hits
system.cpu0.dcache.overall_hits::total       61760620                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29945658                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29945658                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29945658                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29945658                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2803495406809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2803495406809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2803495406809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2803495406809                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     91706278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     91706278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     91706278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     91706278                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.326539                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.326539                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.326539                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.326539                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93619.429128                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93619.429128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93619.429128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93619.429128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    395986005                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       134995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5696006                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2012                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.519942                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.094930                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14244287                       # number of writebacks
system.cpu0.dcache.writebacks::total         14244287                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15552324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15552324                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15552324                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15552324                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14393334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14393334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14393334                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14393334                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1541326092288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1541326092288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1541326092288                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1541326092288                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.156950                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.156950                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.156950                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.156950                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 107086.106130                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107086.106130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 107086.106130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107086.106130                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14244260                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     55992270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       55992270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26431648                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26431648                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2517450552500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2517450552500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     82423918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     82423918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320679                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320679                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95243.798362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95243.798362                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13557410                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13557410                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12874238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12874238                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1395490882000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1395490882000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156195                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156195                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 108394.056565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108394.056565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5768350                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5768350                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3514010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3514010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 286044854309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 286044854309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9282360                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9282360                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.378569                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.378569                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 81401.263602                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81401.263602                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1994914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1994914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1519096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1519096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 145835210288                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 145835210288                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.163654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.163654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96001.312812                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96001.312812                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1087833                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1087833                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        58702                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        58702                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2836295000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2836295000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1146535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1146535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.051199                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.051199                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48316.837586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48316.837586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        40514                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        40514                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        18188                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18188                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    653350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    653350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 35922.036508                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35922.036508                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1067537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1067537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41278                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    398669500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    398669500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1108815                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1108815                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037227                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037227                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9658.159310                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9658.159310                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41187                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    357503500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    357503500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8680.008255                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8680.008255                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       542000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       542000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       521000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       521000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       127494                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         127494                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        68255                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        68255                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1336878921                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1336878921                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       195749                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       195749                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.348686                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.348686                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19586.534627                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19586.534627                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        68250                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        68250                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1268605421                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1268605421                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.348661                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.348661                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18587.625216                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18587.625216                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.855558                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           78595593                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14391439                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.461274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.855558                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995486                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995486                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        202706161                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       202706161                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1191631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1331906                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2020500                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1774273                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6318310                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1191631                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1331906                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2020500                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1774273                       # number of overall hits
system.l2.overall_hits::total                 6318310                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1952932                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          12894672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2776534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          14044151                       # number of demand (read+write) misses
system.l2.demand_misses::total               31668289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1952932                       # number of overall misses
system.l2.overall_misses::.cpu0.data         12894672                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2776534                       # number of overall misses
system.l2.overall_misses::.cpu1.data         14044151                       # number of overall misses
system.l2.overall_misses::total              31668289                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 197993276028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1500647199077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 264836524376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1609317277232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3572794276713                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 197993276028                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1500647199077                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 264836524376                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1609317277232                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3572794276713                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3144563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14226578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4797034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15818424                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37986599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3144563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14226578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4797034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15818424                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37986599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.621050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.906379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.578802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.887835                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833670                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.621050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.906379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.578802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.887835                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833670                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 101382.575547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116377.306773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95383.857852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114589.858599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112819.302512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 101382.575547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116377.306773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95383.857852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114589.858599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112819.302512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4333696                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    148910                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.102787                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  50215219                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7581480                       # number of writebacks
system.l2.writebacks::total                   7581480                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          33811                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         748021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          18169                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         807464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1607465                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         33811                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        748021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         18169                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        807464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1607465                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1919121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12146651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2758365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13236687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30060824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1919121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12146651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2758365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13236687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     55706788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         85767612                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 176662074104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1327239146962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 236053445462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1421542505947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3161497172475                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 176662074104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1327239146962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 236053445462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1421542505947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4816325594017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7977822766492                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.610298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.853800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.575015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.836789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.610298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.853800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.575015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.836789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.257839                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 92053.640236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109267.908246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85577.305927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107394.131624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105170.010392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 92053.640236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109267.908246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85577.305927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107394.131624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86458.504734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93016.729514                       # average overall mshr miss latency
system.l2.replacements                      111587344                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8232342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8232342                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           32                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             32                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8232374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8232374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           32                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           32                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     27058982                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27058982                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          113                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            113                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     27059095                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27059095                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          113                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          113                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     55706788                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       55706788                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4816325594017                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4816325594017                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86458.504734                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86458.504734                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            7151                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2051                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9202                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         25290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38421                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     83118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     65180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    148298000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32441                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15182                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47623                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.779569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.864906                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.806774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3286.595492                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4963.826060                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3859.816246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          186                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          138                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             324                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        25104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12993                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         38097                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    511744497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    267116993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    778861490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.773836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.855816                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.799971                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20384.978370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20558.530978                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20444.168570                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4233                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5344                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6483                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8382                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14865                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     30176500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18455000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     48631500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9493                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20209                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.604983                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.882966                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.735563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4654.712325                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2201.741828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3271.543895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          149                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           75                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           224                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6334                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8307                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14641                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    133520443                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    168732472                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    302252915                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.591079                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.875066                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.724479                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21079.956268                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.082822                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20644.280787                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           114697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           191053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                305750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1359020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1696930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3055950                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 142018754463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 170664837442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  312683591905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1473717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1887983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3361700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.922172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.898806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104500.856840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100572.703318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102319.603366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       109873                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       122690                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           232563                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1249147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1574240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2823387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121456838487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 146119785469                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 267576623956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.847617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.833821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.839869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97231.821785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92819.255939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94771.501022                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1191631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2020500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3212131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1952932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2776534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4729466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 197993276028                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 264836524376                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 462829800404                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3144563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4797034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7941597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.621050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.578802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.595531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 101382.575547                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95383.857852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97860.900238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        33811                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        18169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         51980                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1919121                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2758365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4677486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 176662074104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 236053445462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 412715519566                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.610298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.575015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.588986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 92053.640236                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85577.305927                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88234.474580                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1217209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1583220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2800429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11535652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12347221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23882873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1358628444614                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1438652439790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2797280884404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12752861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13930441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26683302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.904554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117776.476320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116516.294621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117124.974219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       638148                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       684774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1322922                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     10897504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11662447                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22559951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1205782308475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1275422720478                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2481205028953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.854514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.837192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110647.567413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109361.501962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109982.731299                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1744                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1855                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3599                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6589                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        11077                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17666                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     49999500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     59381000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    109380500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8333                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        12932                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         21265                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.790712                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.856557                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.830755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7588.329033                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5360.747495                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6191.582701                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          689                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          804                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1493                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5900                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        10273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        16173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    115108440                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    200930422                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    316038862                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.708028                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.794386                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.760545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19509.905085                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19559.079334                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19541.140296                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999730                       # Cycle average of tags in use
system.l2.tags.total_refs                   123991793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 111592363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.111114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.459269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.090953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.391437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.512710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.864727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.680634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.272801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.068616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.023636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.076011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.541885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 698532387                       # Number of tag accesses
system.l2.tags.data_accesses                698532387                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     123150400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     781152640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     176542848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     851290816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3338754432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5270891136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    123150400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    176542848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     299693248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    485216768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       485216768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1924225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12205510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2758482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13301419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     52168038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            82357674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7581512                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7581512                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        123299174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        782096328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        176756124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        852319236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3342787885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5277258748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    123299174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    176756124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        300055299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      485802944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            485802944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      485802944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       123299174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       782096328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       176756124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       852319236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3342787885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5763061692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7352160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1924158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  11880352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2758413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12913951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  51860265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000222333750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       456449                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       456448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           113531076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6933044                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    82357672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7581625                       # Number of write requests accepted
system.mem_ctrls.readBursts                  82357672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7581625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1020533                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                229465                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2600405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2304055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4306866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2506887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3554354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7105568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8639114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8665073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6833672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7482823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7026492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7764247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4105852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3528571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2597651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2315511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            392529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            315114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            420665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            312257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            551070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            737545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            606437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            436638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            471559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           539905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           670405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           675244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           303679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           271802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3549333671933                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               406685705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5074405065683                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43637.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62387.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 63726662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4641698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              82357672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7581625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5649029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6169403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6847501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6300008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6522070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6367350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5873829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5790531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5551782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5243358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5588736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6361842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4067651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2009624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1373531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 823360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 491134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 246648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  51060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 194950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 335198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 416409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 453867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 470437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 477872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 481333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 484946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 491470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 503298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 493205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 483294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 478098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 475437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 473321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 474566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  70174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20320926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.323529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.743215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.521912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2694458     13.26%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10797538     53.14%     66.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2004180      9.86%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2010249      9.89%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       913778      4.50%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       420338      2.07%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       389605      1.92%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       258841      1.27%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831939      4.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20320926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       456448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     178.195698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    135.945527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.819348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        237381     52.01%     52.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       126755     27.77%     79.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        51335     11.25%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        22694      4.97%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         8893      1.95%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4264      0.93%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2295      0.50%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1225      0.27%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          728      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          372      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          232      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          126      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           64      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           45      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           23      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        456448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       456449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.499861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           432640     94.78%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6301      1.38%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11738      2.57%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4232      0.93%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1238      0.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              251      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               40      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        456449                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5205577024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                65314112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               470537472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5270891008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            485224000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5211.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       471.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5277.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    485.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  998793307500                       # Total gap between requests
system.mem_ctrls.avgGap                      11105.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    123146112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    760342528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    176538432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    826492864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3319057088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    470537472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 123294881.268219128251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 761261075.891194820404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 176751702.990976899862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 827491326.205332159996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3323066745.196154594421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 471105914.756675243378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1924225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12205510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2758482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13301419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     52168036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7581625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  96341191021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 820039828825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 121384837868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 869608276395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3167030931574                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25042082468010                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     50067.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67186.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44004.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65377.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60708.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3302996.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          76025720400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40408628700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        297415407660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18809560080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78844175280.005600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     450419241150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4236246720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       966158979990.073486                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        967.326169                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7296272354                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33352020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 958145094146                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          69065712660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          36709289265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        283331779080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19568683800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78844175280.005600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     451924918950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2968307520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       942412866555.071899                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        943.551368                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3977072113                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33352020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 961464294387                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33036                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6220006.870876                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   40878528.831934                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16519    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1703605000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16519                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   896045093000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 102748293500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17319807                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17319807                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17319807                       # number of overall hits
system.cpu1.icache.overall_hits::total       17319807                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5132320                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5132320                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5132320                       # number of overall misses
system.cpu1.icache.overall_misses::total      5132320                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 317388750463                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 317388750463                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 317388750463                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 317388750463                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22452127                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22452127                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22452127                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22452127                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.228589                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.228589                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.228589                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.228589                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61841.184973                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61841.184973                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61841.184973                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61841.184973                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       317964                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2731                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   116.427682                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4795863                       # number of writebacks
system.cpu1.icache.writebacks::total          4795863                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       334837                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       334837                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       334837                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       334837                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4797483                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4797483                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4797483                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4797483                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 294448394971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 294448394971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 294448394971                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 294448394971                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213676                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213676                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213676                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213676                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61375.599449                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61375.599449                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61375.599449                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61375.599449                       # average overall mshr miss latency
system.cpu1.icache.replacements               4795863                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17319807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17319807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5132320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5132320                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 317388750463                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 317388750463                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22452127                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22452127                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.228589                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.228589                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61841.184973                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61841.184973                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       334837                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       334837                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4797483                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4797483                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 294448394971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 294448394971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213676                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213676                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61375.599449                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61375.599449                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982899                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22180454                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4797515                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.623321                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982899                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999466                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999466                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         49701737                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        49701737                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     71631362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71631362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     71631362                       # number of overall hits
system.cpu1.dcache.overall_hits::total       71631362                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     33350045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      33350045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     33350045                       # number of overall misses
system.cpu1.dcache.overall_misses::total     33350045                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3012240680898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3012240680898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3012240680898                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3012240680898                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    104981407                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    104981407                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    104981407                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    104981407                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.317676                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.317676                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.317676                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.317676                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90321.937524                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90321.937524                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90321.937524                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90321.937524                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    407750450                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       150446                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5876668                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2211                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.384633                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.044324                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15883366                       # number of writebacks
system.cpu1.dcache.writebacks::total         15883366                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     17363483                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     17363483                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     17363483                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     17363483                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15986562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15986562                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15986562                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15986562                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1655959842651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1655959842651                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1655959842651                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1655959842651                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.152280                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.152280                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.152280                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.152280                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103584.488188                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103584.488188                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103584.488188                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103584.488188                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15883360                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     62884442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       62884442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     28825095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     28825095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2674007827000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2674007827000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     91709537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     91709537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.314309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92766.661376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92766.661376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14785268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14785268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14039827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14039827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1479138612000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1479138612000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.153090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.153090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105353.051145                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105353.051145                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8746920                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8746920                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4524950                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4524950                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 338232853898                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 338232853898                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13271870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13271870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.340943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.340943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74748.417971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74748.417971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2578215                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2578215                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1946735                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1946735                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 176821230651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 176821230651                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.146681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.146681                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90829.635595                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90829.635595                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1307976                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1307976                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        89831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        89831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   5308884500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5308884500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1397807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1397807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.064266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.064266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 59098.579555                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 59098.579555                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        39381                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        39381                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        50450                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        50450                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3510671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3510671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69587.145689                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69587.145689                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1306526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1306526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        45020                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        45020                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    433019500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    433019500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1351546                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1351546                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.033310                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.033310                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9618.380720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9618.380720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        45005                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        45005                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    388043500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    388043500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.033299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.033299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8622.230863                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8622.230863                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       256500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       256500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       227500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       227500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       128851                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         128851                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        57024                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        57024                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    871322448                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    871322448                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       185875                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       185875                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.306787                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.306787                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15279.925084                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15279.925084                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          681                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          681                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        56343                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        56343                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    789240450                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    789240450                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.303123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.303123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14007.781801                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14007.781801                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.848935                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90540566                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         16026785                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.649328                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.848935                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995279                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995279                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        231860026                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       231860026                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 998793386500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34925152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15813854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29834332                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       104005907                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         88682140                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155105                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         241247                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3414399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3414400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7942669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26982482                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        21265                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        21265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9432971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43043412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14390379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     47877878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114744640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    402418240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1822138112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    613945344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2028917888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4867419584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       200796067                       # Total snoops (count)
system.tol2bus.snoopTraffic                 507814720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        238876725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.187845                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.423797                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              197210056     82.56%     82.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1               38486383     16.11%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3155350      1.32%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  24936      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          238876725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76416176033                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21659891883                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4725382255                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       24100330005                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7203923066                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           186067                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
