// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Ethernet_demux,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.161100,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1741,HLS_SYN_LUT=781,HLS_VERSION=2019_1}" *)

module Ethernet_demux (
        ap_clk,
        ap_rst_n,
        eth_data_rx_TDATA,
        eth_data_rx_TVALID,
        eth_data_rx_TREADY,
        eth_data_rx_TUSER,
        eth_data_rx_TKEEP,
        eth_data_rx_TLAST,
        cu_data_out_TDATA,
        cu_data_out_TVALID,
        cu_data_out_TREADY,
        cu_data_out_TUSER,
        cu_data_out_TKEEP,
        cu_data_out_TLAST,
        sync_data_out_TDATA,
        sync_data_out_TVALID,
        sync_data_out_TREADY,
        sync_data_out_TUSER,
        sync_data_out_TKEEP,
        sync_data_out_TLAST,
        mgmt_data_out_TDATA,
        mgmt_data_out_TVALID,
        mgmt_data_out_TREADY,
        mgmt_data_out_TUSER,
        mgmt_data_out_TKEEP,
        mgmt_data_out_TLAST,
        rx_tstamp_in_V,
        rx_tstamp_out_V_V_TDATA,
        rx_tstamp_out_V_V_TVALID,
        rx_tstamp_out_V_V_TREADY,
        ethernet_demux_state_out_V
);

parameter    ap_ST_iter0_fsm_state1 = 1'd0;
parameter    ap_ST_iter1_fsm_state2 = 1'd0;
parameter    ap_ST_iter2_fsm_state3 = 1'd0;
parameter    ap_ST_iter1_fsm_state0 = 1'd1;
parameter    ap_ST_iter2_fsm_state0 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [127:0] eth_data_rx_TDATA;
input   eth_data_rx_TVALID;
output   eth_data_rx_TREADY;
input  [0:0] eth_data_rx_TUSER;
input  [15:0] eth_data_rx_TKEEP;
input  [0:0] eth_data_rx_TLAST;
output  [127:0] cu_data_out_TDATA;
output   cu_data_out_TVALID;
input   cu_data_out_TREADY;
output  [0:0] cu_data_out_TUSER;
output  [15:0] cu_data_out_TKEEP;
output  [0:0] cu_data_out_TLAST;
output  [127:0] sync_data_out_TDATA;
output   sync_data_out_TVALID;
input   sync_data_out_TREADY;
output  [0:0] sync_data_out_TUSER;
output  [15:0] sync_data_out_TKEEP;
output  [0:0] sync_data_out_TLAST;
output  [127:0] mgmt_data_out_TDATA;
output   mgmt_data_out_TVALID;
input   mgmt_data_out_TREADY;
output  [0:0] mgmt_data_out_TUSER;
output  [15:0] mgmt_data_out_TKEEP;
output  [0:0] mgmt_data_out_TLAST;
input  [79:0] rx_tstamp_in_V;
output  [79:0] rx_tstamp_out_V_V_TDATA;
output   rx_tstamp_out_V_V_TVALID;
input   rx_tstamp_out_V_V_TREADY;
output  [2:0] ethernet_demux_state_out_V;

 reg    ap_rst_n_inv;
reg   [127:0] eth_data_rx_V_data_V_0_data_out;
wire    eth_data_rx_V_data_V_0_vld_in;
wire    eth_data_rx_V_data_V_0_vld_out;
wire    eth_data_rx_V_data_V_0_ack_in;
reg    eth_data_rx_V_data_V_0_ack_out;
reg   [127:0] eth_data_rx_V_data_V_0_payload_A;
reg   [127:0] eth_data_rx_V_data_V_0_payload_B;
reg    eth_data_rx_V_data_V_0_sel_rd;
reg    eth_data_rx_V_data_V_0_sel_wr;
wire    eth_data_rx_V_data_V_0_sel;
wire    eth_data_rx_V_data_V_0_load_A;
wire    eth_data_rx_V_data_V_0_load_B;
reg   [1:0] eth_data_rx_V_data_V_0_state;
wire    eth_data_rx_V_data_V_0_state_cmp_full;
reg   [0:0] eth_data_rx_V_user_V_0_data_out;
wire    eth_data_rx_V_user_V_0_vld_in;
wire    eth_data_rx_V_user_V_0_vld_out;
wire    eth_data_rx_V_user_V_0_ack_in;
reg    eth_data_rx_V_user_V_0_ack_out;
reg   [0:0] eth_data_rx_V_user_V_0_payload_A;
reg   [0:0] eth_data_rx_V_user_V_0_payload_B;
reg    eth_data_rx_V_user_V_0_sel_rd;
reg    eth_data_rx_V_user_V_0_sel_wr;
wire    eth_data_rx_V_user_V_0_sel;
wire    eth_data_rx_V_user_V_0_load_A;
wire    eth_data_rx_V_user_V_0_load_B;
reg   [1:0] eth_data_rx_V_user_V_0_state;
wire    eth_data_rx_V_user_V_0_state_cmp_full;
reg   [15:0] eth_data_rx_V_keep_V_0_data_out;
wire    eth_data_rx_V_keep_V_0_vld_in;
wire    eth_data_rx_V_keep_V_0_vld_out;
wire    eth_data_rx_V_keep_V_0_ack_in;
reg    eth_data_rx_V_keep_V_0_ack_out;
reg   [15:0] eth_data_rx_V_keep_V_0_payload_A;
reg   [15:0] eth_data_rx_V_keep_V_0_payload_B;
reg    eth_data_rx_V_keep_V_0_sel_rd;
reg    eth_data_rx_V_keep_V_0_sel_wr;
wire    eth_data_rx_V_keep_V_0_sel;
wire    eth_data_rx_V_keep_V_0_load_A;
wire    eth_data_rx_V_keep_V_0_load_B;
reg   [1:0] eth_data_rx_V_keep_V_0_state;
wire    eth_data_rx_V_keep_V_0_state_cmp_full;
reg   [0:0] eth_data_rx_V_last_V_0_data_out;
wire    eth_data_rx_V_last_V_0_vld_in;
wire    eth_data_rx_V_last_V_0_vld_out;
wire    eth_data_rx_V_last_V_0_ack_in;
reg    eth_data_rx_V_last_V_0_ack_out;
reg   [0:0] eth_data_rx_V_last_V_0_payload_A;
reg   [0:0] eth_data_rx_V_last_V_0_payload_B;
reg    eth_data_rx_V_last_V_0_sel_rd;
reg    eth_data_rx_V_last_V_0_sel_wr;
wire    eth_data_rx_V_last_V_0_sel;
wire    eth_data_rx_V_last_V_0_load_A;
wire    eth_data_rx_V_last_V_0_load_B;
reg   [1:0] eth_data_rx_V_last_V_0_state;
wire    eth_data_rx_V_last_V_0_state_cmp_full;
reg   [127:0] cu_data_out_V_data_V_1_data_in;
reg   [127:0] cu_data_out_V_data_V_1_data_out;
reg    cu_data_out_V_data_V_1_vld_in;
wire    cu_data_out_V_data_V_1_vld_out;
wire    cu_data_out_V_data_V_1_ack_in;
wire    cu_data_out_V_data_V_1_ack_out;
reg   [127:0] cu_data_out_V_data_V_1_payload_A;
reg   [127:0] cu_data_out_V_data_V_1_payload_B;
reg    cu_data_out_V_data_V_1_sel_rd;
reg    cu_data_out_V_data_V_1_sel_wr;
wire    cu_data_out_V_data_V_1_sel;
wire    cu_data_out_V_data_V_1_load_A;
wire    cu_data_out_V_data_V_1_load_B;
reg   [1:0] cu_data_out_V_data_V_1_state;
wire    cu_data_out_V_data_V_1_state_cmp_full;
reg   [0:0] cu_data_out_V_user_V_1_data_in;
reg   [0:0] cu_data_out_V_user_V_1_data_out;
reg    cu_data_out_V_user_V_1_vld_in;
wire    cu_data_out_V_user_V_1_vld_out;
wire    cu_data_out_V_user_V_1_ack_in;
wire    cu_data_out_V_user_V_1_ack_out;
reg   [0:0] cu_data_out_V_user_V_1_payload_A;
reg   [0:0] cu_data_out_V_user_V_1_payload_B;
reg    cu_data_out_V_user_V_1_sel_rd;
reg    cu_data_out_V_user_V_1_sel_wr;
wire    cu_data_out_V_user_V_1_sel;
wire    cu_data_out_V_user_V_1_load_A;
wire    cu_data_out_V_user_V_1_load_B;
reg   [1:0] cu_data_out_V_user_V_1_state;
wire    cu_data_out_V_user_V_1_state_cmp_full;
reg   [15:0] cu_data_out_V_keep_V_1_data_in;
reg   [15:0] cu_data_out_V_keep_V_1_data_out;
reg    cu_data_out_V_keep_V_1_vld_in;
wire    cu_data_out_V_keep_V_1_vld_out;
wire    cu_data_out_V_keep_V_1_ack_in;
wire    cu_data_out_V_keep_V_1_ack_out;
reg   [15:0] cu_data_out_V_keep_V_1_payload_A;
reg   [15:0] cu_data_out_V_keep_V_1_payload_B;
reg    cu_data_out_V_keep_V_1_sel_rd;
reg    cu_data_out_V_keep_V_1_sel_wr;
wire    cu_data_out_V_keep_V_1_sel;
wire    cu_data_out_V_keep_V_1_load_A;
wire    cu_data_out_V_keep_V_1_load_B;
reg   [1:0] cu_data_out_V_keep_V_1_state;
wire    cu_data_out_V_keep_V_1_state_cmp_full;
reg   [0:0] cu_data_out_V_last_V_1_data_in;
reg   [0:0] cu_data_out_V_last_V_1_data_out;
reg    cu_data_out_V_last_V_1_vld_in;
wire    cu_data_out_V_last_V_1_vld_out;
wire    cu_data_out_V_last_V_1_ack_in;
wire    cu_data_out_V_last_V_1_ack_out;
reg   [0:0] cu_data_out_V_last_V_1_payload_A;
reg   [0:0] cu_data_out_V_last_V_1_payload_B;
reg    cu_data_out_V_last_V_1_sel_rd;
reg    cu_data_out_V_last_V_1_sel_wr;
wire    cu_data_out_V_last_V_1_sel;
wire    cu_data_out_V_last_V_1_load_A;
wire    cu_data_out_V_last_V_1_load_B;
reg   [1:0] cu_data_out_V_last_V_1_state;
wire    cu_data_out_V_last_V_1_state_cmp_full;
reg   [127:0] sync_data_out_V_data_V_1_data_out;
reg    sync_data_out_V_data_V_1_vld_in;
wire    sync_data_out_V_data_V_1_vld_out;
wire    sync_data_out_V_data_V_1_ack_in;
wire    sync_data_out_V_data_V_1_ack_out;
reg   [127:0] sync_data_out_V_data_V_1_payload_A;
reg   [127:0] sync_data_out_V_data_V_1_payload_B;
reg    sync_data_out_V_data_V_1_sel_rd;
reg    sync_data_out_V_data_V_1_sel_wr;
wire    sync_data_out_V_data_V_1_sel;
wire    sync_data_out_V_data_V_1_load_A;
wire    sync_data_out_V_data_V_1_load_B;
reg   [1:0] sync_data_out_V_data_V_1_state;
wire    sync_data_out_V_data_V_1_state_cmp_full;
reg   [0:0] sync_data_out_V_user_V_1_data_out;
reg    sync_data_out_V_user_V_1_vld_in;
wire    sync_data_out_V_user_V_1_vld_out;
wire    sync_data_out_V_user_V_1_ack_in;
wire    sync_data_out_V_user_V_1_ack_out;
reg   [0:0] sync_data_out_V_user_V_1_payload_A;
reg   [0:0] sync_data_out_V_user_V_1_payload_B;
reg    sync_data_out_V_user_V_1_sel_rd;
reg    sync_data_out_V_user_V_1_sel_wr;
wire    sync_data_out_V_user_V_1_sel;
wire    sync_data_out_V_user_V_1_load_A;
wire    sync_data_out_V_user_V_1_load_B;
reg   [1:0] sync_data_out_V_user_V_1_state;
wire    sync_data_out_V_user_V_1_state_cmp_full;
reg   [15:0] sync_data_out_V_keep_V_1_data_out;
reg    sync_data_out_V_keep_V_1_vld_in;
wire    sync_data_out_V_keep_V_1_vld_out;
wire    sync_data_out_V_keep_V_1_ack_in;
wire    sync_data_out_V_keep_V_1_ack_out;
reg   [15:0] sync_data_out_V_keep_V_1_payload_A;
reg   [15:0] sync_data_out_V_keep_V_1_payload_B;
reg    sync_data_out_V_keep_V_1_sel_rd;
reg    sync_data_out_V_keep_V_1_sel_wr;
wire    sync_data_out_V_keep_V_1_sel;
wire    sync_data_out_V_keep_V_1_load_A;
wire    sync_data_out_V_keep_V_1_load_B;
reg   [1:0] sync_data_out_V_keep_V_1_state;
wire    sync_data_out_V_keep_V_1_state_cmp_full;
reg   [0:0] sync_data_out_V_last_V_1_data_out;
reg    sync_data_out_V_last_V_1_vld_in;
wire    sync_data_out_V_last_V_1_vld_out;
wire    sync_data_out_V_last_V_1_ack_in;
wire    sync_data_out_V_last_V_1_ack_out;
reg   [0:0] sync_data_out_V_last_V_1_payload_A;
reg   [0:0] sync_data_out_V_last_V_1_payload_B;
reg    sync_data_out_V_last_V_1_sel_rd;
reg    sync_data_out_V_last_V_1_sel_wr;
wire    sync_data_out_V_last_V_1_sel;
wire    sync_data_out_V_last_V_1_load_A;
wire    sync_data_out_V_last_V_1_load_B;
reg   [1:0] sync_data_out_V_last_V_1_state;
wire    sync_data_out_V_last_V_1_state_cmp_full;
reg   [127:0] mgmt_data_out_V_data_V_1_data_out;
reg    mgmt_data_out_V_data_V_1_vld_in;
wire    mgmt_data_out_V_data_V_1_vld_out;
wire    mgmt_data_out_V_data_V_1_ack_in;
wire    mgmt_data_out_V_data_V_1_ack_out;
reg   [127:0] mgmt_data_out_V_data_V_1_payload_A;
reg   [127:0] mgmt_data_out_V_data_V_1_payload_B;
reg    mgmt_data_out_V_data_V_1_sel_rd;
reg    mgmt_data_out_V_data_V_1_sel_wr;
wire    mgmt_data_out_V_data_V_1_sel;
wire    mgmt_data_out_V_data_V_1_load_A;
wire    mgmt_data_out_V_data_V_1_load_B;
reg   [1:0] mgmt_data_out_V_data_V_1_state;
wire    mgmt_data_out_V_data_V_1_state_cmp_full;
reg   [0:0] mgmt_data_out_V_user_V_1_data_out;
reg    mgmt_data_out_V_user_V_1_vld_in;
wire    mgmt_data_out_V_user_V_1_vld_out;
wire    mgmt_data_out_V_user_V_1_ack_in;
wire    mgmt_data_out_V_user_V_1_ack_out;
reg   [0:0] mgmt_data_out_V_user_V_1_payload_A;
reg   [0:0] mgmt_data_out_V_user_V_1_payload_B;
reg    mgmt_data_out_V_user_V_1_sel_rd;
reg    mgmt_data_out_V_user_V_1_sel_wr;
wire    mgmt_data_out_V_user_V_1_sel;
wire    mgmt_data_out_V_user_V_1_load_A;
wire    mgmt_data_out_V_user_V_1_load_B;
reg   [1:0] mgmt_data_out_V_user_V_1_state;
wire    mgmt_data_out_V_user_V_1_state_cmp_full;
reg   [15:0] mgmt_data_out_V_keep_V_1_data_out;
reg    mgmt_data_out_V_keep_V_1_vld_in;
wire    mgmt_data_out_V_keep_V_1_vld_out;
wire    mgmt_data_out_V_keep_V_1_ack_in;
wire    mgmt_data_out_V_keep_V_1_ack_out;
reg   [15:0] mgmt_data_out_V_keep_V_1_payload_A;
reg   [15:0] mgmt_data_out_V_keep_V_1_payload_B;
reg    mgmt_data_out_V_keep_V_1_sel_rd;
reg    mgmt_data_out_V_keep_V_1_sel_wr;
wire    mgmt_data_out_V_keep_V_1_sel;
wire    mgmt_data_out_V_keep_V_1_load_A;
wire    mgmt_data_out_V_keep_V_1_load_B;
reg   [1:0] mgmt_data_out_V_keep_V_1_state;
wire    mgmt_data_out_V_keep_V_1_state_cmp_full;
reg   [0:0] mgmt_data_out_V_last_V_1_data_out;
reg    mgmt_data_out_V_last_V_1_vld_in;
wire    mgmt_data_out_V_last_V_1_vld_out;
wire    mgmt_data_out_V_last_V_1_ack_in;
wire    mgmt_data_out_V_last_V_1_ack_out;
reg   [0:0] mgmt_data_out_V_last_V_1_payload_A;
reg   [0:0] mgmt_data_out_V_last_V_1_payload_B;
reg    mgmt_data_out_V_last_V_1_sel_rd;
reg    mgmt_data_out_V_last_V_1_sel_wr;
wire    mgmt_data_out_V_last_V_1_sel;
wire    mgmt_data_out_V_last_V_1_load_A;
wire    mgmt_data_out_V_last_V_1_load_B;
reg   [1:0] mgmt_data_out_V_last_V_1_state;
wire    mgmt_data_out_V_last_V_1_state_cmp_full;
reg   [79:0] rx_tstamp_out_V_V_1_data_out;
reg    rx_tstamp_out_V_V_1_vld_in;
wire    rx_tstamp_out_V_V_1_vld_out;
wire    rx_tstamp_out_V_V_1_ack_in;
wire    rx_tstamp_out_V_V_1_ack_out;
reg   [79:0] rx_tstamp_out_V_V_1_payload_A;
reg   [79:0] rx_tstamp_out_V_V_1_payload_B;
reg    rx_tstamp_out_V_V_1_sel_rd;
reg    rx_tstamp_out_V_V_1_sel_wr;
wire    rx_tstamp_out_V_V_1_sel;
wire    rx_tstamp_out_V_V_1_load_A;
wire    rx_tstamp_out_V_V_1_load_B;
reg   [1:0] rx_tstamp_out_V_V_1_state;
wire    rx_tstamp_out_V_V_1_state_cmp_full;
reg   [3:0] state_V;
reg   [0:0] eth_data_in_user_V;
reg    eth_data_rx_TDATA_blk_n;
reg   [0:0] ap_CS_iter0_fsm;
reg   [0:0] ap_CS_iter1_fsm;
reg   [0:0] ap_CS_iter2_fsm;
wire   [3:0] state_V_load_load_fu_216_p1;
reg    cu_data_out_TDATA_blk_n;
reg   [3:0] state_V_load_reg_319;
reg   [3:0] state_V_load_reg_319_pp0_iter1_reg;
reg    sync_data_out_TDATA_blk_n;
reg    mgmt_data_out_TDATA_blk_n;
reg    rx_tstamp_out_V_V_TDATA_blk_n;
reg   [127:0] reg_202;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg   [15:0] reg_209;
wire   [2:0] trunc_ln209_fu_220_p1;
reg   [2:0] trunc_ln209_reg_323;
reg   [2:0] trunc_ln209_reg_323_pp0_iter1_reg;
reg   [0:0] tmp_user_V_3_reg_328;
reg   [0:0] tmp_last_V_2_reg_333;
reg   [79:0] tmp_V_reg_338;
reg   [0:0] tmp_user_V_2_reg_343;
reg   [0:0] tmp_last_V_1_reg_348;
reg   [0:0] tmp_user_V_1_reg_353;
reg   [0:0] tmp_last_V_reg_358;
wire   [95:0] trunc_ln647_fu_290_p1;
reg   [95:0] trunc_ln647_reg_363;
wire   [127:0] p_Result_s_fu_306_p3;
wire   [3:0] select_ln313_fu_228_p3;
wire   [3:0] select_ln304_fu_242_p3;
wire   [3:0] select_ln293_fu_256_p3;
wire   [3:0] select_ln276_fu_270_p3;
reg   [0:0] ap_NS_iter0_fsm;
reg   [0:0] ap_NS_iter1_fsm;
reg   [0:0] ap_NS_iter2_fsm;
reg    ap_condition_1249;
reg    ap_condition_1234;
reg    ap_condition_1148;

// power-on initialization
initial begin
#0 eth_data_rx_V_data_V_0_sel_rd = 1'b0;
#0 eth_data_rx_V_data_V_0_sel_wr = 1'b0;
#0 eth_data_rx_V_data_V_0_state = 2'd0;
#0 eth_data_rx_V_user_V_0_sel_rd = 1'b0;
#0 eth_data_rx_V_user_V_0_sel_wr = 1'b0;
#0 eth_data_rx_V_user_V_0_state = 2'd0;
#0 eth_data_rx_V_keep_V_0_sel_rd = 1'b0;
#0 eth_data_rx_V_keep_V_0_sel_wr = 1'b0;
#0 eth_data_rx_V_keep_V_0_state = 2'd0;
#0 eth_data_rx_V_last_V_0_sel_rd = 1'b0;
#0 eth_data_rx_V_last_V_0_sel_wr = 1'b0;
#0 eth_data_rx_V_last_V_0_state = 2'd0;
#0 cu_data_out_V_data_V_1_sel_rd = 1'b0;
#0 cu_data_out_V_data_V_1_sel_wr = 1'b0;
#0 cu_data_out_V_data_V_1_state = 2'd0;
#0 cu_data_out_V_user_V_1_sel_rd = 1'b0;
#0 cu_data_out_V_user_V_1_sel_wr = 1'b0;
#0 cu_data_out_V_user_V_1_state = 2'd0;
#0 cu_data_out_V_keep_V_1_sel_rd = 1'b0;
#0 cu_data_out_V_keep_V_1_sel_wr = 1'b0;
#0 cu_data_out_V_keep_V_1_state = 2'd0;
#0 cu_data_out_V_last_V_1_sel_rd = 1'b0;
#0 cu_data_out_V_last_V_1_sel_wr = 1'b0;
#0 cu_data_out_V_last_V_1_state = 2'd0;
#0 sync_data_out_V_data_V_1_sel_rd = 1'b0;
#0 sync_data_out_V_data_V_1_sel_wr = 1'b0;
#0 sync_data_out_V_data_V_1_state = 2'd0;
#0 sync_data_out_V_user_V_1_sel_rd = 1'b0;
#0 sync_data_out_V_user_V_1_sel_wr = 1'b0;
#0 sync_data_out_V_user_V_1_state = 2'd0;
#0 sync_data_out_V_keep_V_1_sel_rd = 1'b0;
#0 sync_data_out_V_keep_V_1_sel_wr = 1'b0;
#0 sync_data_out_V_keep_V_1_state = 2'd0;
#0 sync_data_out_V_last_V_1_sel_rd = 1'b0;
#0 sync_data_out_V_last_V_1_sel_wr = 1'b0;
#0 sync_data_out_V_last_V_1_state = 2'd0;
#0 mgmt_data_out_V_data_V_1_sel_rd = 1'b0;
#0 mgmt_data_out_V_data_V_1_sel_wr = 1'b0;
#0 mgmt_data_out_V_data_V_1_state = 2'd0;
#0 mgmt_data_out_V_user_V_1_sel_rd = 1'b0;
#0 mgmt_data_out_V_user_V_1_sel_wr = 1'b0;
#0 mgmt_data_out_V_user_V_1_state = 2'd0;
#0 mgmt_data_out_V_keep_V_1_sel_rd = 1'b0;
#0 mgmt_data_out_V_keep_V_1_sel_wr = 1'b0;
#0 mgmt_data_out_V_keep_V_1_state = 2'd0;
#0 mgmt_data_out_V_last_V_1_sel_rd = 1'b0;
#0 mgmt_data_out_V_last_V_1_sel_wr = 1'b0;
#0 mgmt_data_out_V_last_V_1_state = 2'd0;
#0 rx_tstamp_out_V_V_1_sel_rd = 1'b0;
#0 rx_tstamp_out_V_V_1_sel_wr = 1'b0;
#0 rx_tstamp_out_V_V_1_state = 2'd0;
#0 state_V = 4'd0;
#0 eth_data_in_user_V = 1'd0;
#0 ap_CS_iter0_fsm = 1'd0;
#0 ap_CS_iter1_fsm = 1'd1;
#0 ap_CS_iter2_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((cu_data_out_V_data_V_1_ack_out == 1'b1) & (cu_data_out_V_data_V_1_vld_out == 1'b1))) begin
            cu_data_out_V_data_V_1_sel_rd <= ~cu_data_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((cu_data_out_V_data_V_1_ack_in == 1'b1) & (cu_data_out_V_data_V_1_vld_in == 1'b1))) begin
            cu_data_out_V_data_V_1_sel_wr <= ~cu_data_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((cu_data_out_V_data_V_1_vld_in == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd2)) | ((cu_data_out_V_data_V_1_vld_in == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3) & (cu_data_out_V_data_V_1_ack_out == 1'b1)))) begin
            cu_data_out_V_data_V_1_state <= 2'd2;
        end else if ((((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd1)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3) & (cu_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_data_V_1_state <= 2'd1;
        end else if (((~((cu_data_out_V_data_V_1_vld_in == 1'b0) & (cu_data_out_V_data_V_1_ack_out == 1'b1)) & ~((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_vld_in == 1'b1)) & (cu_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_V_data_V_1_state == 2'd1) & (cu_data_out_V_data_V_1_ack_out == 1'b1)) | ((cu_data_out_V_data_V_1_state == 2'd2) & (cu_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_data_V_1_state <= 2'd3;
        end else begin
            cu_data_out_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((cu_data_out_V_keep_V_1_ack_out == 1'b1) & (cu_data_out_V_keep_V_1_vld_out == 1'b1))) begin
            cu_data_out_V_keep_V_1_sel_rd <= ~cu_data_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((cu_data_out_V_keep_V_1_ack_in == 1'b1) & (cu_data_out_V_keep_V_1_vld_in == 1'b1))) begin
            cu_data_out_V_keep_V_1_sel_wr <= ~cu_data_out_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((cu_data_out_V_keep_V_1_vld_in == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd2)) | ((cu_data_out_V_keep_V_1_vld_in == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3) & (cu_data_out_V_keep_V_1_ack_out == 1'b1)))) begin
            cu_data_out_V_keep_V_1_state <= 2'd2;
        end else if ((((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd1)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3) & (cu_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_keep_V_1_state <= 2'd1;
        end else if (((~((cu_data_out_V_keep_V_1_vld_in == 1'b0) & (cu_data_out_V_keep_V_1_ack_out == 1'b1)) & ~((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_vld_in == 1'b1)) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_V_keep_V_1_state == 2'd1) & (cu_data_out_V_keep_V_1_ack_out == 1'b1)) | ((cu_data_out_V_keep_V_1_state == 2'd2) & (cu_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_keep_V_1_state <= 2'd3;
        end else begin
            cu_data_out_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((cu_data_out_V_last_V_1_ack_out == 1'b1) & (cu_data_out_V_last_V_1_vld_out == 1'b1))) begin
            cu_data_out_V_last_V_1_sel_rd <= ~cu_data_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((cu_data_out_V_last_V_1_ack_in == 1'b1) & (cu_data_out_V_last_V_1_vld_in == 1'b1))) begin
            cu_data_out_V_last_V_1_sel_wr <= ~cu_data_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((cu_data_out_V_last_V_1_vld_in == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd2)) | ((cu_data_out_V_last_V_1_vld_in == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3) & (cu_data_out_V_last_V_1_ack_out == 1'b1)))) begin
            cu_data_out_V_last_V_1_state <= 2'd2;
        end else if ((((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd1)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3) & (cu_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_last_V_1_state <= 2'd1;
        end else if (((~((cu_data_out_V_last_V_1_vld_in == 1'b0) & (cu_data_out_V_last_V_1_ack_out == 1'b1)) & ~((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_vld_in == 1'b1)) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_V_last_V_1_state == 2'd1) & (cu_data_out_V_last_V_1_ack_out == 1'b1)) | ((cu_data_out_V_last_V_1_state == 2'd2) & (cu_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_last_V_1_state <= 2'd3;
        end else begin
            cu_data_out_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((cu_data_out_V_user_V_1_ack_out == 1'b1) & (cu_data_out_V_user_V_1_vld_out == 1'b1))) begin
            cu_data_out_V_user_V_1_sel_rd <= ~cu_data_out_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((cu_data_out_V_user_V_1_ack_in == 1'b1) & (cu_data_out_V_user_V_1_vld_in == 1'b1))) begin
            cu_data_out_V_user_V_1_sel_wr <= ~cu_data_out_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cu_data_out_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((cu_data_out_V_user_V_1_vld_in == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd2)) | ((cu_data_out_V_user_V_1_vld_in == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3) & (cu_data_out_V_user_V_1_ack_out == 1'b1)))) begin
            cu_data_out_V_user_V_1_state <= 2'd2;
        end else if ((((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd1)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3) & (cu_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_user_V_1_state <= 2'd1;
        end else if (((~((cu_data_out_V_user_V_1_vld_in == 1'b0) & (cu_data_out_V_user_V_1_ack_out == 1'b1)) & ~((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_vld_in == 1'b1)) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_V_user_V_1_state == 2'd1) & (cu_data_out_V_user_V_1_ack_out == 1'b1)) | ((cu_data_out_V_user_V_1_state == 2'd2) & (cu_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            cu_data_out_V_user_V_1_state <= 2'd3;
        end else begin
            cu_data_out_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_in_user_V <= 1'd0;
    end else begin
        if (((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd7)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)))) begin
            eth_data_in_user_V <= eth_data_rx_V_user_V_0_data_out;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((eth_data_rx_V_data_V_0_ack_out == 1'b1) & (eth_data_rx_V_data_V_0_vld_out == 1'b1))) begin
            eth_data_rx_V_data_V_0_sel_rd <= ~eth_data_rx_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((eth_data_rx_V_data_V_0_ack_in == 1'b1) & (eth_data_rx_V_data_V_0_vld_in == 1'b1))) begin
            eth_data_rx_V_data_V_0_sel_wr <= ~eth_data_rx_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((eth_data_rx_V_data_V_0_vld_in == 1'b0) & (eth_data_rx_V_data_V_0_state == 2'd2)) | ((eth_data_rx_V_data_V_0_vld_in == 1'b0) & (eth_data_rx_V_data_V_0_ack_out == 1'b1) & (eth_data_rx_V_data_V_0_state == 2'd3)))) begin
            eth_data_rx_V_data_V_0_state <= 2'd2;
        end else if ((((eth_data_rx_V_data_V_0_ack_out == 1'b0) & (eth_data_rx_V_data_V_0_state == 2'd1)) | ((eth_data_rx_V_data_V_0_ack_out == 1'b0) & (eth_data_rx_V_data_V_0_vld_in == 1'b1) & (eth_data_rx_V_data_V_0_state == 2'd3)))) begin
            eth_data_rx_V_data_V_0_state <= 2'd1;
        end else if (((~((eth_data_rx_V_data_V_0_vld_in == 1'b0) & (eth_data_rx_V_data_V_0_ack_out == 1'b1)) & ~((eth_data_rx_V_data_V_0_ack_out == 1'b0) & (eth_data_rx_V_data_V_0_vld_in == 1'b1)) & (eth_data_rx_V_data_V_0_state == 2'd3)) | ((eth_data_rx_V_data_V_0_ack_out == 1'b1) & (eth_data_rx_V_data_V_0_state == 2'd1)) | ((eth_data_rx_V_data_V_0_vld_in == 1'b1) & (eth_data_rx_V_data_V_0_state == 2'd2)))) begin
            eth_data_rx_V_data_V_0_state <= 2'd3;
        end else begin
            eth_data_rx_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((eth_data_rx_V_keep_V_0_ack_out == 1'b1) & (eth_data_rx_V_keep_V_0_vld_out == 1'b1))) begin
            eth_data_rx_V_keep_V_0_sel_rd <= ~eth_data_rx_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((eth_data_rx_V_keep_V_0_ack_in == 1'b1) & (eth_data_rx_V_keep_V_0_vld_in == 1'b1))) begin
            eth_data_rx_V_keep_V_0_sel_wr <= ~eth_data_rx_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((eth_data_rx_V_keep_V_0_vld_in == 1'b0) & (eth_data_rx_V_keep_V_0_state == 2'd2)) | ((eth_data_rx_V_keep_V_0_vld_in == 1'b0) & (eth_data_rx_V_keep_V_0_state == 2'd3) & (eth_data_rx_V_keep_V_0_ack_out == 1'b1)))) begin
            eth_data_rx_V_keep_V_0_state <= 2'd2;
        end else if ((((eth_data_rx_V_keep_V_0_ack_out == 1'b0) & (eth_data_rx_V_keep_V_0_state == 2'd1)) | ((eth_data_rx_V_keep_V_0_ack_out == 1'b0) & (eth_data_rx_V_keep_V_0_state == 2'd3) & (eth_data_rx_V_keep_V_0_vld_in == 1'b1)))) begin
            eth_data_rx_V_keep_V_0_state <= 2'd1;
        end else if (((~((eth_data_rx_V_keep_V_0_vld_in == 1'b0) & (eth_data_rx_V_keep_V_0_ack_out == 1'b1)) & ~((eth_data_rx_V_keep_V_0_ack_out == 1'b0) & (eth_data_rx_V_keep_V_0_vld_in == 1'b1)) & (eth_data_rx_V_keep_V_0_state == 2'd3)) | ((eth_data_rx_V_keep_V_0_state == 2'd1) & (eth_data_rx_V_keep_V_0_ack_out == 1'b1)) | ((eth_data_rx_V_keep_V_0_state == 2'd2) & (eth_data_rx_V_keep_V_0_vld_in == 1'b1)))) begin
            eth_data_rx_V_keep_V_0_state <= 2'd3;
        end else begin
            eth_data_rx_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_last_V_0_sel_rd <= 1'b0;
    end else begin
        if (((eth_data_rx_V_last_V_0_ack_out == 1'b1) & (eth_data_rx_V_last_V_0_vld_out == 1'b1))) begin
            eth_data_rx_V_last_V_0_sel_rd <= ~eth_data_rx_V_last_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_last_V_0_sel_wr <= 1'b0;
    end else begin
        if (((eth_data_rx_V_last_V_0_ack_in == 1'b1) & (eth_data_rx_V_last_V_0_vld_in == 1'b1))) begin
            eth_data_rx_V_last_V_0_sel_wr <= ~eth_data_rx_V_last_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_last_V_0_state <= 2'd0;
    end else begin
        if ((((eth_data_rx_V_last_V_0_vld_in == 1'b0) & (eth_data_rx_V_last_V_0_state == 2'd2)) | ((eth_data_rx_V_last_V_0_vld_in == 1'b0) & (eth_data_rx_V_last_V_0_state == 2'd3) & (eth_data_rx_V_last_V_0_ack_out == 1'b1)))) begin
            eth_data_rx_V_last_V_0_state <= 2'd2;
        end else if ((((eth_data_rx_V_last_V_0_ack_out == 1'b0) & (eth_data_rx_V_last_V_0_state == 2'd1)) | ((eth_data_rx_V_last_V_0_ack_out == 1'b0) & (eth_data_rx_V_last_V_0_state == 2'd3) & (eth_data_rx_V_last_V_0_vld_in == 1'b1)))) begin
            eth_data_rx_V_last_V_0_state <= 2'd1;
        end else if (((~((eth_data_rx_V_last_V_0_vld_in == 1'b0) & (eth_data_rx_V_last_V_0_ack_out == 1'b1)) & ~((eth_data_rx_V_last_V_0_ack_out == 1'b0) & (eth_data_rx_V_last_V_0_vld_in == 1'b1)) & (eth_data_rx_V_last_V_0_state == 2'd3)) | ((eth_data_rx_V_last_V_0_state == 2'd1) & (eth_data_rx_V_last_V_0_ack_out == 1'b1)) | ((eth_data_rx_V_last_V_0_state == 2'd2) & (eth_data_rx_V_last_V_0_vld_in == 1'b1)))) begin
            eth_data_rx_V_last_V_0_state <= 2'd3;
        end else begin
            eth_data_rx_V_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((eth_data_rx_V_user_V_0_ack_out == 1'b1) & (eth_data_rx_V_user_V_0_vld_out == 1'b1))) begin
            eth_data_rx_V_user_V_0_sel_rd <= ~eth_data_rx_V_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((eth_data_rx_V_user_V_0_ack_in == 1'b1) & (eth_data_rx_V_user_V_0_vld_in == 1'b1))) begin
            eth_data_rx_V_user_V_0_sel_wr <= ~eth_data_rx_V_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        eth_data_rx_V_user_V_0_state <= 2'd0;
    end else begin
        if ((((eth_data_rx_V_user_V_0_vld_in == 1'b0) & (eth_data_rx_V_user_V_0_state == 2'd2)) | ((eth_data_rx_V_user_V_0_vld_in == 1'b0) & (eth_data_rx_V_user_V_0_state == 2'd3) & (eth_data_rx_V_user_V_0_ack_out == 1'b1)))) begin
            eth_data_rx_V_user_V_0_state <= 2'd2;
        end else if ((((eth_data_rx_V_user_V_0_ack_out == 1'b0) & (eth_data_rx_V_user_V_0_state == 2'd1)) | ((eth_data_rx_V_user_V_0_ack_out == 1'b0) & (eth_data_rx_V_user_V_0_state == 2'd3) & (eth_data_rx_V_user_V_0_vld_in == 1'b1)))) begin
            eth_data_rx_V_user_V_0_state <= 2'd1;
        end else if (((~((eth_data_rx_V_user_V_0_vld_in == 1'b0) & (eth_data_rx_V_user_V_0_ack_out == 1'b1)) & ~((eth_data_rx_V_user_V_0_ack_out == 1'b0) & (eth_data_rx_V_user_V_0_vld_in == 1'b1)) & (eth_data_rx_V_user_V_0_state == 2'd3)) | ((eth_data_rx_V_user_V_0_state == 2'd1) & (eth_data_rx_V_user_V_0_ack_out == 1'b1)) | ((eth_data_rx_V_user_V_0_state == 2'd2) & (eth_data_rx_V_user_V_0_vld_in == 1'b1)))) begin
            eth_data_rx_V_user_V_0_state <= 2'd3;
        end else begin
            eth_data_rx_V_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_data_V_1_ack_out == 1'b1) & (mgmt_data_out_V_data_V_1_vld_out == 1'b1))) begin
            mgmt_data_out_V_data_V_1_sel_rd <= ~mgmt_data_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_data_V_1_ack_in == 1'b1) & (mgmt_data_out_V_data_V_1_vld_in == 1'b1))) begin
            mgmt_data_out_V_data_V_1_sel_wr <= ~mgmt_data_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((mgmt_data_out_V_data_V_1_vld_in == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd2)) | ((mgmt_data_out_V_data_V_1_vld_in == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3) & (mgmt_data_out_V_data_V_1_ack_out == 1'b1)))) begin
            mgmt_data_out_V_data_V_1_state <= 2'd2;
        end else if ((((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd1)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3) & (mgmt_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_data_V_1_state <= 2'd1;
        end else if (((~((mgmt_data_out_V_data_V_1_vld_in == 1'b0) & (mgmt_data_out_V_data_V_1_ack_out == 1'b1)) & ~((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_vld_in == 1'b1)) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((mgmt_data_out_V_data_V_1_state == 2'd1) & (mgmt_data_out_V_data_V_1_ack_out == 1'b1)) | ((mgmt_data_out_V_data_V_1_state == 2'd2) & (mgmt_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_data_V_1_state <= 2'd3;
        end else begin
            mgmt_data_out_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_keep_V_1_ack_out == 1'b1) & (mgmt_data_out_V_keep_V_1_vld_out == 1'b1))) begin
            mgmt_data_out_V_keep_V_1_sel_rd <= ~mgmt_data_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_keep_V_1_ack_in == 1'b1) & (mgmt_data_out_V_keep_V_1_vld_in == 1'b1))) begin
            mgmt_data_out_V_keep_V_1_sel_wr <= ~mgmt_data_out_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((mgmt_data_out_V_keep_V_1_vld_in == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd2)) | ((mgmt_data_out_V_keep_V_1_vld_in == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3) & (mgmt_data_out_V_keep_V_1_ack_out == 1'b1)))) begin
            mgmt_data_out_V_keep_V_1_state <= 2'd2;
        end else if ((((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd1)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3) & (mgmt_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_keep_V_1_state <= 2'd1;
        end else if (((~((mgmt_data_out_V_keep_V_1_vld_in == 1'b0) & (mgmt_data_out_V_keep_V_1_ack_out == 1'b1)) & ~((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_vld_in == 1'b1)) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_V_keep_V_1_state == 2'd1) & (mgmt_data_out_V_keep_V_1_ack_out == 1'b1)) | ((mgmt_data_out_V_keep_V_1_state == 2'd2) & (mgmt_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_keep_V_1_state <= 2'd3;
        end else begin
            mgmt_data_out_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_last_V_1_ack_out == 1'b1) & (mgmt_data_out_V_last_V_1_vld_out == 1'b1))) begin
            mgmt_data_out_V_last_V_1_sel_rd <= ~mgmt_data_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_last_V_1_ack_in == 1'b1) & (mgmt_data_out_V_last_V_1_vld_in == 1'b1))) begin
            mgmt_data_out_V_last_V_1_sel_wr <= ~mgmt_data_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((mgmt_data_out_V_last_V_1_vld_in == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd2)) | ((mgmt_data_out_V_last_V_1_vld_in == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3) & (mgmt_data_out_V_last_V_1_ack_out == 1'b1)))) begin
            mgmt_data_out_V_last_V_1_state <= 2'd2;
        end else if ((((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd1)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3) & (mgmt_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_last_V_1_state <= 2'd1;
        end else if (((~((mgmt_data_out_V_last_V_1_vld_in == 1'b0) & (mgmt_data_out_V_last_V_1_ack_out == 1'b1)) & ~((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_vld_in == 1'b1)) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_V_last_V_1_state == 2'd1) & (mgmt_data_out_V_last_V_1_ack_out == 1'b1)) | ((mgmt_data_out_V_last_V_1_state == 2'd2) & (mgmt_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_last_V_1_state <= 2'd3;
        end else begin
            mgmt_data_out_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_user_V_1_ack_out == 1'b1) & (mgmt_data_out_V_user_V_1_vld_out == 1'b1))) begin
            mgmt_data_out_V_user_V_1_sel_rd <= ~mgmt_data_out_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((mgmt_data_out_V_user_V_1_ack_in == 1'b1) & (mgmt_data_out_V_user_V_1_vld_in == 1'b1))) begin
            mgmt_data_out_V_user_V_1_sel_wr <= ~mgmt_data_out_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        mgmt_data_out_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((mgmt_data_out_V_user_V_1_vld_in == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd2)) | ((mgmt_data_out_V_user_V_1_vld_in == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3) & (mgmt_data_out_V_user_V_1_ack_out == 1'b1)))) begin
            mgmt_data_out_V_user_V_1_state <= 2'd2;
        end else if ((((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd1)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3) & (mgmt_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_user_V_1_state <= 2'd1;
        end else if (((~((mgmt_data_out_V_user_V_1_vld_in == 1'b0) & (mgmt_data_out_V_user_V_1_ack_out == 1'b1)) & ~((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_vld_in == 1'b1)) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_V_user_V_1_state == 2'd1) & (mgmt_data_out_V_user_V_1_ack_out == 1'b1)) | ((mgmt_data_out_V_user_V_1_state == 2'd2) & (mgmt_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            mgmt_data_out_V_user_V_1_state <= 2'd3;
        end else begin
            mgmt_data_out_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        rx_tstamp_out_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((rx_tstamp_out_V_V_1_ack_out == 1'b1) & (rx_tstamp_out_V_V_1_vld_out == 1'b1))) begin
            rx_tstamp_out_V_V_1_sel_rd <= ~rx_tstamp_out_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        rx_tstamp_out_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((rx_tstamp_out_V_V_1_ack_in == 1'b1) & (rx_tstamp_out_V_V_1_vld_in == 1'b1))) begin
            rx_tstamp_out_V_V_1_sel_wr <= ~rx_tstamp_out_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        rx_tstamp_out_V_V_1_state <= 2'd0;
    end else begin
        if ((((rx_tstamp_out_V_V_1_vld_in == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd2)) | ((rx_tstamp_out_V_V_1_vld_in == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3) & (rx_tstamp_out_V_V_1_ack_out == 1'b1)))) begin
            rx_tstamp_out_V_V_1_state <= 2'd2;
        end else if ((((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd1)) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3) & (rx_tstamp_out_V_V_1_vld_in == 1'b1)))) begin
            rx_tstamp_out_V_V_1_state <= 2'd1;
        end else if (((~((rx_tstamp_out_V_V_1_vld_in == 1'b0) & (rx_tstamp_out_V_V_1_ack_out == 1'b1)) & ~((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_vld_in == 1'b1)) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((rx_tstamp_out_V_V_1_state == 2'd1) & (rx_tstamp_out_V_V_1_ack_out == 1'b1)) | ((rx_tstamp_out_V_V_1_state == 2'd2) & (rx_tstamp_out_V_V_1_vld_in == 1'b1)))) begin
            rx_tstamp_out_V_V_1_state <= 2'd3;
        end else begin
            rx_tstamp_out_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                state_V[0] <= 1'b0;
        state_V[1] <= 1'b0;
        state_V[2] <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_1148)) begin
            if ((1'b1 == ap_condition_1234)) begin
                                state_V[0] <= 1'b0;
                state_V[1] <= 1'b0;
                state_V[2] <= 1'b0;
            end else if ((state_V == 4'd0)) begin
                                state_V[0] <= 1'b1;
                state_V[1] <= 1'b1;
                state_V[2] <= 1'b0;
            end else if ((state_V_load_load_fu_216_p1 == 4'd3)) begin
                                state_V[0] <= 1'b0;
                state_V[1] <= 1'b0;
                state_V[2] <= 1'b1;
            end else if ((state_V == 4'd4)) begin
                                state_V[2 : 0] <= select_ln276_fu_270_p3[2 : 0];
            end else if ((state_V == 4'd5)) begin
                                state_V[2 : 0] <= select_ln293_fu_256_p3[2 : 0];
            end else if ((state_V == 4'd6)) begin
                                state_V[2 : 0] <= select_ln304_fu_242_p3[2 : 0];
            end else if ((state_V == 4'd7)) begin
                                state_V[2 : 0] <= select_ln313_fu_228_p3[2 : 0];
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sync_data_out_V_data_V_1_ack_out == 1'b1) & (sync_data_out_V_data_V_1_vld_out == 1'b1))) begin
            sync_data_out_V_data_V_1_sel_rd <= ~sync_data_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sync_data_out_V_data_V_1_ack_in == 1'b1) & (sync_data_out_V_data_V_1_vld_in == 1'b1))) begin
            sync_data_out_V_data_V_1_sel_wr <= ~sync_data_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((sync_data_out_V_data_V_1_vld_in == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd2)) | ((sync_data_out_V_data_V_1_vld_in == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3) & (sync_data_out_V_data_V_1_ack_out == 1'b1)))) begin
            sync_data_out_V_data_V_1_state <= 2'd2;
        end else if ((((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd1)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3) & (sync_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_data_V_1_state <= 2'd1;
        end else if (((~((sync_data_out_V_data_V_1_vld_in == 1'b0) & (sync_data_out_V_data_V_1_ack_out == 1'b1)) & ~((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_vld_in == 1'b1)) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_V_data_V_1_state == 2'd1) & (sync_data_out_V_data_V_1_ack_out == 1'b1)) | ((sync_data_out_V_data_V_1_state == 2'd2) & (sync_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_data_V_1_state <= 2'd3;
        end else begin
            sync_data_out_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sync_data_out_V_keep_V_1_ack_out == 1'b1) & (sync_data_out_V_keep_V_1_vld_out == 1'b1))) begin
            sync_data_out_V_keep_V_1_sel_rd <= ~sync_data_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sync_data_out_V_keep_V_1_ack_in == 1'b1) & (sync_data_out_V_keep_V_1_vld_in == 1'b1))) begin
            sync_data_out_V_keep_V_1_sel_wr <= ~sync_data_out_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((sync_data_out_V_keep_V_1_vld_in == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd2)) | ((sync_data_out_V_keep_V_1_vld_in == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3) & (sync_data_out_V_keep_V_1_ack_out == 1'b1)))) begin
            sync_data_out_V_keep_V_1_state <= 2'd2;
        end else if ((((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd1)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3) & (sync_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_keep_V_1_state <= 2'd1;
        end else if (((~((sync_data_out_V_keep_V_1_vld_in == 1'b0) & (sync_data_out_V_keep_V_1_ack_out == 1'b1)) & ~((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_vld_in == 1'b1)) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_V_keep_V_1_state == 2'd1) & (sync_data_out_V_keep_V_1_ack_out == 1'b1)) | ((sync_data_out_V_keep_V_1_state == 2'd2) & (sync_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_keep_V_1_state <= 2'd3;
        end else begin
            sync_data_out_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sync_data_out_V_last_V_1_ack_out == 1'b1) & (sync_data_out_V_last_V_1_vld_out == 1'b1))) begin
            sync_data_out_V_last_V_1_sel_rd <= ~sync_data_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sync_data_out_V_last_V_1_ack_in == 1'b1) & (sync_data_out_V_last_V_1_vld_in == 1'b1))) begin
            sync_data_out_V_last_V_1_sel_wr <= ~sync_data_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((sync_data_out_V_last_V_1_vld_in == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd2)) | ((sync_data_out_V_last_V_1_vld_in == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3) & (sync_data_out_V_last_V_1_ack_out == 1'b1)))) begin
            sync_data_out_V_last_V_1_state <= 2'd2;
        end else if ((((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd1)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3) & (sync_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_last_V_1_state <= 2'd1;
        end else if (((~((sync_data_out_V_last_V_1_vld_in == 1'b0) & (sync_data_out_V_last_V_1_ack_out == 1'b1)) & ~((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_vld_in == 1'b1)) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_V_last_V_1_state == 2'd1) & (sync_data_out_V_last_V_1_ack_out == 1'b1)) | ((sync_data_out_V_last_V_1_state == 2'd2) & (sync_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_last_V_1_state <= 2'd3;
        end else begin
            sync_data_out_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((sync_data_out_V_user_V_1_ack_out == 1'b1) & (sync_data_out_V_user_V_1_vld_out == 1'b1))) begin
            sync_data_out_V_user_V_1_sel_rd <= ~sync_data_out_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((sync_data_out_V_user_V_1_ack_in == 1'b1) & (sync_data_out_V_user_V_1_vld_in == 1'b1))) begin
            sync_data_out_V_user_V_1_sel_wr <= ~sync_data_out_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        sync_data_out_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((sync_data_out_V_user_V_1_vld_in == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd2)) | ((sync_data_out_V_user_V_1_vld_in == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3) & (sync_data_out_V_user_V_1_ack_out == 1'b1)))) begin
            sync_data_out_V_user_V_1_state <= 2'd2;
        end else if ((((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd1)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3) & (sync_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_user_V_1_state <= 2'd1;
        end else if (((~((sync_data_out_V_user_V_1_vld_in == 1'b0) & (sync_data_out_V_user_V_1_ack_out == 1'b1)) & ~((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_vld_in == 1'b1)) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_V_user_V_1_state == 2'd1) & (sync_data_out_V_user_V_1_ack_out == 1'b1)) | ((sync_data_out_V_user_V_1_state == 2'd2) & (sync_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            sync_data_out_V_user_V_1_state <= 2'd3;
        end else begin
            sync_data_out_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_data_V_1_load_A == 1'b1)) begin
        cu_data_out_V_data_V_1_payload_A <= cu_data_out_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_data_V_1_load_B == 1'b1)) begin
        cu_data_out_V_data_V_1_payload_B <= cu_data_out_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_keep_V_1_load_A == 1'b1)) begin
        cu_data_out_V_keep_V_1_payload_A <= cu_data_out_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_keep_V_1_load_B == 1'b1)) begin
        cu_data_out_V_keep_V_1_payload_B <= cu_data_out_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_last_V_1_load_A == 1'b1)) begin
        cu_data_out_V_last_V_1_payload_A <= cu_data_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_last_V_1_load_B == 1'b1)) begin
        cu_data_out_V_last_V_1_payload_B <= cu_data_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_user_V_1_load_A == 1'b1)) begin
        cu_data_out_V_user_V_1_payload_A <= cu_data_out_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((cu_data_out_V_user_V_1_load_B == 1'b1)) begin
        cu_data_out_V_user_V_1_payload_B <= cu_data_out_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_data_V_0_load_A == 1'b1)) begin
        eth_data_rx_V_data_V_0_payload_A <= eth_data_rx_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_data_V_0_load_B == 1'b1)) begin
        eth_data_rx_V_data_V_0_payload_B <= eth_data_rx_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_keep_V_0_load_A == 1'b1)) begin
        eth_data_rx_V_keep_V_0_payload_A <= eth_data_rx_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_keep_V_0_load_B == 1'b1)) begin
        eth_data_rx_V_keep_V_0_payload_B <= eth_data_rx_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_last_V_0_load_A == 1'b1)) begin
        eth_data_rx_V_last_V_0_payload_A <= eth_data_rx_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_last_V_0_load_B == 1'b1)) begin
        eth_data_rx_V_last_V_0_payload_B <= eth_data_rx_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_user_V_0_load_A == 1'b1)) begin
        eth_data_rx_V_user_V_0_payload_A <= eth_data_rx_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((eth_data_rx_V_user_V_0_load_B == 1'b1)) begin
        eth_data_rx_V_user_V_0_payload_B <= eth_data_rx_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_data_V_1_load_A == 1'b1)) begin
        mgmt_data_out_V_data_V_1_payload_A <= reg_202;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_data_V_1_load_B == 1'b1)) begin
        mgmt_data_out_V_data_V_1_payload_B <= reg_202;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_keep_V_1_load_A == 1'b1)) begin
        mgmt_data_out_V_keep_V_1_payload_A <= reg_209;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_keep_V_1_load_B == 1'b1)) begin
        mgmt_data_out_V_keep_V_1_payload_B <= reg_209;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_last_V_1_load_A == 1'b1)) begin
        mgmt_data_out_V_last_V_1_payload_A <= tmp_last_V_1_reg_348;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_last_V_1_load_B == 1'b1)) begin
        mgmt_data_out_V_last_V_1_payload_B <= tmp_last_V_1_reg_348;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_user_V_1_load_A == 1'b1)) begin
        mgmt_data_out_V_user_V_1_payload_A <= tmp_user_V_2_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if ((mgmt_data_out_V_user_V_1_load_B == 1'b1)) begin
        mgmt_data_out_V_user_V_1_payload_B <= tmp_user_V_2_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)))) begin
        reg_202 <= eth_data_rx_V_data_V_0_data_out;
        reg_209 <= eth_data_rx_V_keep_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((rx_tstamp_out_V_V_1_load_A == 1'b1)) begin
        rx_tstamp_out_V_V_1_payload_A <= tmp_V_reg_338;
    end
end

always @ (posedge ap_clk) begin
    if ((rx_tstamp_out_V_V_1_load_B == 1'b1)) begin
        rx_tstamp_out_V_V_1_payload_B <= tmp_V_reg_338;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        state_V_load_reg_319[2 : 0] <= state_V[2 : 0];
        trunc_ln209_reg_323 <= trunc_ln209_fu_220_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm))) begin
        state_V_load_reg_319_pp0_iter1_reg[2 : 0] <= state_V_load_reg_319[2 : 0];
        trunc_ln209_reg_323_pp0_iter1_reg <= trunc_ln209_reg_323;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_data_V_1_load_A == 1'b1)) begin
        sync_data_out_V_data_V_1_payload_A <= reg_202;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_data_V_1_load_B == 1'b1)) begin
        sync_data_out_V_data_V_1_payload_B <= reg_202;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_keep_V_1_load_A == 1'b1)) begin
        sync_data_out_V_keep_V_1_payload_A <= reg_209;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_keep_V_1_load_B == 1'b1)) begin
        sync_data_out_V_keep_V_1_payload_B <= reg_209;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_last_V_1_load_A == 1'b1)) begin
        sync_data_out_V_last_V_1_payload_A <= tmp_last_V_2_reg_333;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_last_V_1_load_B == 1'b1)) begin
        sync_data_out_V_last_V_1_payload_B <= tmp_last_V_2_reg_333;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_user_V_1_load_A == 1'b1)) begin
        sync_data_out_V_user_V_1_payload_A <= tmp_user_V_3_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if ((sync_data_out_V_user_V_1_load_B == 1'b1)) begin
        sync_data_out_V_user_V_1_payload_B <= tmp_user_V_3_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6))) begin
        tmp_V_reg_338 <= rx_tstamp_in_V;
        tmp_last_V_2_reg_333 <= eth_data_rx_V_last_V_0_data_out;
        tmp_user_V_3_reg_328 <= eth_data_rx_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5))) begin
        tmp_last_V_1_reg_348 <= eth_data_rx_V_last_V_0_data_out;
        tmp_user_V_2_reg_343 <= eth_data_rx_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4))) begin
        tmp_last_V_reg_358 <= eth_data_rx_V_last_V_0_data_out;
        tmp_user_V_1_reg_353 <= eth_data_rx_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd0))) begin
        trunc_ln647_reg_363 <= trunc_ln647_fu_290_p1;
    end
end

always @ (*) begin
    if ((((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & (state_V_load_reg_319_pp0_iter1_reg == 4'd4)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & (state_V_load_reg_319_pp0_iter1_reg == 4'd0)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd4)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd0)))) begin
        cu_data_out_TDATA_blk_n = cu_data_out_V_data_V_1_state[1'd1];
    end else begin
        cu_data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1249)) begin
        if ((state_V_load_reg_319 == 4'd0)) begin
            cu_data_out_V_data_V_1_data_in = p_Result_s_fu_306_p3;
        end else if ((state_V_load_reg_319 == 4'd4)) begin
            cu_data_out_V_data_V_1_data_in = reg_202;
        end else begin
            cu_data_out_V_data_V_1_data_in = 'bx;
        end
    end else begin
        cu_data_out_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((cu_data_out_V_data_V_1_sel == 1'b1)) begin
        cu_data_out_V_data_V_1_data_out = cu_data_out_V_data_V_1_payload_B;
    end else begin
        cu_data_out_V_data_V_1_data_out = cu_data_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd4)) | (~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd0)))) begin
        cu_data_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        cu_data_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1249)) begin
        if ((state_V_load_reg_319 == 4'd0)) begin
            cu_data_out_V_keep_V_1_data_in = 16'd4095;
        end else if ((state_V_load_reg_319 == 4'd4)) begin
            cu_data_out_V_keep_V_1_data_in = reg_209;
        end else begin
            cu_data_out_V_keep_V_1_data_in = 'bx;
        end
    end else begin
        cu_data_out_V_keep_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((cu_data_out_V_keep_V_1_sel == 1'b1)) begin
        cu_data_out_V_keep_V_1_data_out = cu_data_out_V_keep_V_1_payload_B;
    end else begin
        cu_data_out_V_keep_V_1_data_out = cu_data_out_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd4)) | (~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd0)))) begin
        cu_data_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        cu_data_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1249)) begin
        if ((state_V_load_reg_319 == 4'd0)) begin
            cu_data_out_V_last_V_1_data_in = 1'd0;
        end else if ((state_V_load_reg_319 == 4'd4)) begin
            cu_data_out_V_last_V_1_data_in = tmp_last_V_reg_358;
        end else begin
            cu_data_out_V_last_V_1_data_in = 'bx;
        end
    end else begin
        cu_data_out_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((cu_data_out_V_last_V_1_sel == 1'b1)) begin
        cu_data_out_V_last_V_1_data_out = cu_data_out_V_last_V_1_payload_B;
    end else begin
        cu_data_out_V_last_V_1_data_out = cu_data_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd4)) | (~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd0)))) begin
        cu_data_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        cu_data_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1249)) begin
        if ((state_V_load_reg_319 == 4'd0)) begin
            cu_data_out_V_user_V_1_data_in = eth_data_in_user_V;
        end else if ((state_V_load_reg_319 == 4'd4)) begin
            cu_data_out_V_user_V_1_data_in = tmp_user_V_1_reg_353;
        end else begin
            cu_data_out_V_user_V_1_data_in = 'bx;
        end
    end else begin
        cu_data_out_V_user_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((cu_data_out_V_user_V_1_sel == 1'b1)) begin
        cu_data_out_V_user_V_1_data_out = cu_data_out_V_user_V_1_payload_B;
    end else begin
        cu_data_out_V_user_V_1_data_out = cu_data_out_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd4)) | (~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd0)))) begin
        cu_data_out_V_user_V_1_vld_in = 1'b1;
    end else begin
        cu_data_out_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd7)) | ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)) | ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd0)))) begin
        eth_data_rx_TDATA_blk_n = eth_data_rx_V_data_V_0_state[1'd0];
    end else begin
        eth_data_rx_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd7)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd0)))) begin
        eth_data_rx_V_data_V_0_ack_out = 1'b1;
    end else begin
        eth_data_rx_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((eth_data_rx_V_data_V_0_sel == 1'b1)) begin
        eth_data_rx_V_data_V_0_data_out = eth_data_rx_V_data_V_0_payload_B;
    end else begin
        eth_data_rx_V_data_V_0_data_out = eth_data_rx_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd7)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd0)))) begin
        eth_data_rx_V_keep_V_0_ack_out = 1'b1;
    end else begin
        eth_data_rx_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((eth_data_rx_V_keep_V_0_sel == 1'b1)) begin
        eth_data_rx_V_keep_V_0_data_out = eth_data_rx_V_keep_V_0_payload_B;
    end else begin
        eth_data_rx_V_keep_V_0_data_out = eth_data_rx_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if (((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd7)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd0)))) begin
        eth_data_rx_V_last_V_0_ack_out = 1'b1;
    end else begin
        eth_data_rx_V_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((eth_data_rx_V_last_V_0_sel == 1'b1)) begin
        eth_data_rx_V_last_V_0_data_out = eth_data_rx_V_last_V_0_payload_B;
    end else begin
        eth_data_rx_V_last_V_0_data_out = eth_data_rx_V_last_V_0_payload_A;
    end
end

always @ (*) begin
    if (((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd7)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd6)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd5)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd4)) | (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (state_V == 4'd0)))) begin
        eth_data_rx_V_user_V_0_ack_out = 1'b1;
    end else begin
        eth_data_rx_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((eth_data_rx_V_user_V_0_sel == 1'b1)) begin
        eth_data_rx_V_user_V_0_data_out = eth_data_rx_V_user_V_0_payload_B;
    end else begin
        eth_data_rx_V_user_V_0_data_out = eth_data_rx_V_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & (state_V_load_reg_319_pp0_iter1_reg == 4'd5)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd5)))) begin
        mgmt_data_out_TDATA_blk_n = mgmt_data_out_V_data_V_1_state[1'd1];
    end else begin
        mgmt_data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((mgmt_data_out_V_data_V_1_sel == 1'b1)) begin
        mgmt_data_out_V_data_V_1_data_out = mgmt_data_out_V_data_V_1_payload_B;
    end else begin
        mgmt_data_out_V_data_V_1_data_out = mgmt_data_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd5))) begin
        mgmt_data_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        mgmt_data_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((mgmt_data_out_V_keep_V_1_sel == 1'b1)) begin
        mgmt_data_out_V_keep_V_1_data_out = mgmt_data_out_V_keep_V_1_payload_B;
    end else begin
        mgmt_data_out_V_keep_V_1_data_out = mgmt_data_out_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd5))) begin
        mgmt_data_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        mgmt_data_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((mgmt_data_out_V_last_V_1_sel == 1'b1)) begin
        mgmt_data_out_V_last_V_1_data_out = mgmt_data_out_V_last_V_1_payload_B;
    end else begin
        mgmt_data_out_V_last_V_1_data_out = mgmt_data_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd5))) begin
        mgmt_data_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        mgmt_data_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((mgmt_data_out_V_user_V_1_sel == 1'b1)) begin
        mgmt_data_out_V_user_V_1_data_out = mgmt_data_out_V_user_V_1_payload_B;
    end else begin
        mgmt_data_out_V_user_V_1_data_out = mgmt_data_out_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd5))) begin
        mgmt_data_out_V_user_V_1_vld_in = 1'b1;
    end else begin
        mgmt_data_out_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((rx_tstamp_out_V_V_1_sel == 1'b1)) begin
        rx_tstamp_out_V_V_1_data_out = rx_tstamp_out_V_V_1_payload_B;
    end else begin
        rx_tstamp_out_V_V_1_data_out = rx_tstamp_out_V_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6))) begin
        rx_tstamp_out_V_V_1_vld_in = 1'b1;
    end else begin
        rx_tstamp_out_V_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & (state_V_load_reg_319_pp0_iter1_reg == 4'd6)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6)))) begin
        rx_tstamp_out_V_V_TDATA_blk_n = rx_tstamp_out_V_V_1_state[1'd1];
    end else begin
        rx_tstamp_out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & (state_V_load_reg_319_pp0_iter1_reg == 4'd6)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6)))) begin
        sync_data_out_TDATA_blk_n = sync_data_out_V_data_V_1_state[1'd1];
    end else begin
        sync_data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((sync_data_out_V_data_V_1_sel == 1'b1)) begin
        sync_data_out_V_data_V_1_data_out = sync_data_out_V_data_V_1_payload_B;
    end else begin
        sync_data_out_V_data_V_1_data_out = sync_data_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6))) begin
        sync_data_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        sync_data_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((sync_data_out_V_keep_V_1_sel == 1'b1)) begin
        sync_data_out_V_keep_V_1_data_out = sync_data_out_V_keep_V_1_payload_B;
    end else begin
        sync_data_out_V_keep_V_1_data_out = sync_data_out_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6))) begin
        sync_data_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        sync_data_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((sync_data_out_V_last_V_1_sel == 1'b1)) begin
        sync_data_out_V_last_V_1_data_out = sync_data_out_V_last_V_1_payload_B;
    end else begin
        sync_data_out_V_last_V_1_data_out = sync_data_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6))) begin
        sync_data_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        sync_data_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((sync_data_out_V_user_V_1_sel == 1'b1)) begin
        sync_data_out_V_user_V_1_data_out = sync_data_out_V_user_V_1_payload_B;
    end else begin
        sync_data_out_V_user_V_1_data_out = sync_data_out_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (state_V_load_reg_319 == 4'd6))) begin
        sync_data_out_V_user_V_1_vld_in = 1'b1;
    end else begin
        sync_data_out_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & ~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (~(ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) | ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))) & (~(ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state2_io) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3))))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)));
end

always @ (*) begin
    ap_block_state2_io = (((mgmt_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319 == 4'd5)) | ((rx_tstamp_out_V_V_1_ack_in == 1'b0) & (state_V_load_reg_319 == 4'd6)) | ((sync_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319 == 4'd6)) | ((cu_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319 == 4'd4)) | ((cu_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319 == 4'd0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((mgmt_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319_pp0_iter1_reg == 4'd5)) | ((rx_tstamp_out_V_V_1_ack_in == 1'b0) & (state_V_load_reg_319_pp0_iter1_reg == 4'd6)) | ((sync_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319_pp0_iter1_reg == 4'd6)) | ((cu_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319_pp0_iter1_reg == 4'd4)) | ((cu_data_out_V_data_V_1_ack_in == 1'b0) & (state_V_load_reg_319_pp0_iter1_reg == 4'd0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)));
end

always @ (*) begin
    ap_condition_1148 = (~(((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd7)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd6)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd5)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd4)) | ((eth_data_rx_V_data_V_0_vld_out == 1'b0) & (state_V == 4'd0)) | ((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm));
end

always @ (*) begin
    ap_condition_1234 = (~(state_V_load_load_fu_216_p1 == 4'd3) & ~(state_V == 4'd7) & ~(state_V == 4'd6) & ~(state_V == 4'd5) & ~(state_V == 4'd4) & ~(state_V == 4'd0));
end

always @ (*) begin
    ap_condition_1249 = (~((ap_ST_iter2_fsm_state3 == ap_CS_iter2_fsm) & ((rx_tstamp_out_V_V_1_state == 2'd1) | (mgmt_data_out_V_last_V_1_state == 2'd1) | (mgmt_data_out_V_keep_V_1_state == 2'd1) | (mgmt_data_out_V_user_V_1_state == 2'd1) | (mgmt_data_out_V_data_V_1_state == 2'd1) | (sync_data_out_V_last_V_1_state == 2'd1) | (sync_data_out_V_keep_V_1_state == 2'd1) | (sync_data_out_V_user_V_1_state == 2'd1) | (sync_data_out_V_data_V_1_state == 2'd1) | (cu_data_out_V_last_V_1_state == 2'd1) | (cu_data_out_V_keep_V_1_state == 2'd1) | (cu_data_out_V_user_V_1_state == 2'd1) | (cu_data_out_V_data_V_1_state == 2'd1) | ((rx_tstamp_out_V_V_TREADY == 1'b0) & (rx_tstamp_out_V_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_last_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_keep_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_user_V_1_state == 2'd3)) | ((mgmt_data_out_TREADY == 1'b0) & (mgmt_data_out_V_data_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_last_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_keep_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_user_V_1_state == 2'd3)) | ((sync_data_out_TREADY == 1'b0) & (sync_data_out_V_data_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_last_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_keep_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_user_V_1_state == 2'd3)) | ((cu_data_out_TREADY == 1'b0) & (cu_data_out_V_data_V_1_state == 2'd3)))) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cu_data_out_TDATA = cu_data_out_V_data_V_1_data_out;

assign cu_data_out_TKEEP = cu_data_out_V_keep_V_1_data_out;

assign cu_data_out_TLAST = cu_data_out_V_last_V_1_data_out;

assign cu_data_out_TUSER = cu_data_out_V_user_V_1_data_out;

assign cu_data_out_TVALID = cu_data_out_V_last_V_1_state[1'd0];

assign cu_data_out_V_data_V_1_ack_in = cu_data_out_V_data_V_1_state[1'd1];

assign cu_data_out_V_data_V_1_ack_out = cu_data_out_TREADY;

assign cu_data_out_V_data_V_1_load_A = (~cu_data_out_V_data_V_1_sel_wr & cu_data_out_V_data_V_1_state_cmp_full);

assign cu_data_out_V_data_V_1_load_B = (cu_data_out_V_data_V_1_state_cmp_full & cu_data_out_V_data_V_1_sel_wr);

assign cu_data_out_V_data_V_1_sel = cu_data_out_V_data_V_1_sel_rd;

assign cu_data_out_V_data_V_1_state_cmp_full = ((cu_data_out_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign cu_data_out_V_data_V_1_vld_out = cu_data_out_V_data_V_1_state[1'd0];

assign cu_data_out_V_keep_V_1_ack_in = cu_data_out_V_keep_V_1_state[1'd1];

assign cu_data_out_V_keep_V_1_ack_out = cu_data_out_TREADY;

assign cu_data_out_V_keep_V_1_load_A = (~cu_data_out_V_keep_V_1_sel_wr & cu_data_out_V_keep_V_1_state_cmp_full);

assign cu_data_out_V_keep_V_1_load_B = (cu_data_out_V_keep_V_1_state_cmp_full & cu_data_out_V_keep_V_1_sel_wr);

assign cu_data_out_V_keep_V_1_sel = cu_data_out_V_keep_V_1_sel_rd;

assign cu_data_out_V_keep_V_1_state_cmp_full = ((cu_data_out_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign cu_data_out_V_keep_V_1_vld_out = cu_data_out_V_keep_V_1_state[1'd0];

assign cu_data_out_V_last_V_1_ack_in = cu_data_out_V_last_V_1_state[1'd1];

assign cu_data_out_V_last_V_1_ack_out = cu_data_out_TREADY;

assign cu_data_out_V_last_V_1_load_A = (~cu_data_out_V_last_V_1_sel_wr & cu_data_out_V_last_V_1_state_cmp_full);

assign cu_data_out_V_last_V_1_load_B = (cu_data_out_V_last_V_1_state_cmp_full & cu_data_out_V_last_V_1_sel_wr);

assign cu_data_out_V_last_V_1_sel = cu_data_out_V_last_V_1_sel_rd;

assign cu_data_out_V_last_V_1_state_cmp_full = ((cu_data_out_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign cu_data_out_V_last_V_1_vld_out = cu_data_out_V_last_V_1_state[1'd0];

assign cu_data_out_V_user_V_1_ack_in = cu_data_out_V_user_V_1_state[1'd1];

assign cu_data_out_V_user_V_1_ack_out = cu_data_out_TREADY;

assign cu_data_out_V_user_V_1_load_A = (~cu_data_out_V_user_V_1_sel_wr & cu_data_out_V_user_V_1_state_cmp_full);

assign cu_data_out_V_user_V_1_load_B = (cu_data_out_V_user_V_1_state_cmp_full & cu_data_out_V_user_V_1_sel_wr);

assign cu_data_out_V_user_V_1_sel = cu_data_out_V_user_V_1_sel_rd;

assign cu_data_out_V_user_V_1_state_cmp_full = ((cu_data_out_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign cu_data_out_V_user_V_1_vld_out = cu_data_out_V_user_V_1_state[1'd0];

assign eth_data_rx_TREADY = eth_data_rx_V_last_V_0_state[1'd1];

assign eth_data_rx_V_data_V_0_ack_in = eth_data_rx_V_data_V_0_state[1'd1];

assign eth_data_rx_V_data_V_0_load_A = (~eth_data_rx_V_data_V_0_sel_wr & eth_data_rx_V_data_V_0_state_cmp_full);

assign eth_data_rx_V_data_V_0_load_B = (eth_data_rx_V_data_V_0_state_cmp_full & eth_data_rx_V_data_V_0_sel_wr);

assign eth_data_rx_V_data_V_0_sel = eth_data_rx_V_data_V_0_sel_rd;

assign eth_data_rx_V_data_V_0_state_cmp_full = ((eth_data_rx_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign eth_data_rx_V_data_V_0_vld_in = eth_data_rx_TVALID;

assign eth_data_rx_V_data_V_0_vld_out = eth_data_rx_V_data_V_0_state[1'd0];

assign eth_data_rx_V_keep_V_0_ack_in = eth_data_rx_V_keep_V_0_state[1'd1];

assign eth_data_rx_V_keep_V_0_load_A = (~eth_data_rx_V_keep_V_0_sel_wr & eth_data_rx_V_keep_V_0_state_cmp_full);

assign eth_data_rx_V_keep_V_0_load_B = (eth_data_rx_V_keep_V_0_state_cmp_full & eth_data_rx_V_keep_V_0_sel_wr);

assign eth_data_rx_V_keep_V_0_sel = eth_data_rx_V_keep_V_0_sel_rd;

assign eth_data_rx_V_keep_V_0_state_cmp_full = ((eth_data_rx_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign eth_data_rx_V_keep_V_0_vld_in = eth_data_rx_TVALID;

assign eth_data_rx_V_keep_V_0_vld_out = eth_data_rx_V_keep_V_0_state[1'd0];

assign eth_data_rx_V_last_V_0_ack_in = eth_data_rx_V_last_V_0_state[1'd1];

assign eth_data_rx_V_last_V_0_load_A = (~eth_data_rx_V_last_V_0_sel_wr & eth_data_rx_V_last_V_0_state_cmp_full);

assign eth_data_rx_V_last_V_0_load_B = (eth_data_rx_V_last_V_0_state_cmp_full & eth_data_rx_V_last_V_0_sel_wr);

assign eth_data_rx_V_last_V_0_sel = eth_data_rx_V_last_V_0_sel_rd;

assign eth_data_rx_V_last_V_0_state_cmp_full = ((eth_data_rx_V_last_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign eth_data_rx_V_last_V_0_vld_in = eth_data_rx_TVALID;

assign eth_data_rx_V_last_V_0_vld_out = eth_data_rx_V_last_V_0_state[1'd0];

assign eth_data_rx_V_user_V_0_ack_in = eth_data_rx_V_user_V_0_state[1'd1];

assign eth_data_rx_V_user_V_0_load_A = (~eth_data_rx_V_user_V_0_sel_wr & eth_data_rx_V_user_V_0_state_cmp_full);

assign eth_data_rx_V_user_V_0_load_B = (eth_data_rx_V_user_V_0_state_cmp_full & eth_data_rx_V_user_V_0_sel_wr);

assign eth_data_rx_V_user_V_0_sel = eth_data_rx_V_user_V_0_sel_rd;

assign eth_data_rx_V_user_V_0_state_cmp_full = ((eth_data_rx_V_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign eth_data_rx_V_user_V_0_vld_in = eth_data_rx_TVALID;

assign eth_data_rx_V_user_V_0_vld_out = eth_data_rx_V_user_V_0_state[1'd0];

assign ethernet_demux_state_out_V = trunc_ln209_reg_323_pp0_iter1_reg;

assign mgmt_data_out_TDATA = mgmt_data_out_V_data_V_1_data_out;

assign mgmt_data_out_TKEEP = mgmt_data_out_V_keep_V_1_data_out;

assign mgmt_data_out_TLAST = mgmt_data_out_V_last_V_1_data_out;

assign mgmt_data_out_TUSER = mgmt_data_out_V_user_V_1_data_out;

assign mgmt_data_out_TVALID = mgmt_data_out_V_last_V_1_state[1'd0];

assign mgmt_data_out_V_data_V_1_ack_in = mgmt_data_out_V_data_V_1_state[1'd1];

assign mgmt_data_out_V_data_V_1_ack_out = mgmt_data_out_TREADY;

assign mgmt_data_out_V_data_V_1_load_A = (mgmt_data_out_V_data_V_1_state_cmp_full & ~mgmt_data_out_V_data_V_1_sel_wr);

assign mgmt_data_out_V_data_V_1_load_B = (mgmt_data_out_V_data_V_1_state_cmp_full & mgmt_data_out_V_data_V_1_sel_wr);

assign mgmt_data_out_V_data_V_1_sel = mgmt_data_out_V_data_V_1_sel_rd;

assign mgmt_data_out_V_data_V_1_state_cmp_full = ((mgmt_data_out_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign mgmt_data_out_V_data_V_1_vld_out = mgmt_data_out_V_data_V_1_state[1'd0];

assign mgmt_data_out_V_keep_V_1_ack_in = mgmt_data_out_V_keep_V_1_state[1'd1];

assign mgmt_data_out_V_keep_V_1_ack_out = mgmt_data_out_TREADY;

assign mgmt_data_out_V_keep_V_1_load_A = (mgmt_data_out_V_keep_V_1_state_cmp_full & ~mgmt_data_out_V_keep_V_1_sel_wr);

assign mgmt_data_out_V_keep_V_1_load_B = (mgmt_data_out_V_keep_V_1_state_cmp_full & mgmt_data_out_V_keep_V_1_sel_wr);

assign mgmt_data_out_V_keep_V_1_sel = mgmt_data_out_V_keep_V_1_sel_rd;

assign mgmt_data_out_V_keep_V_1_state_cmp_full = ((mgmt_data_out_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign mgmt_data_out_V_keep_V_1_vld_out = mgmt_data_out_V_keep_V_1_state[1'd0];

assign mgmt_data_out_V_last_V_1_ack_in = mgmt_data_out_V_last_V_1_state[1'd1];

assign mgmt_data_out_V_last_V_1_ack_out = mgmt_data_out_TREADY;

assign mgmt_data_out_V_last_V_1_load_A = (mgmt_data_out_V_last_V_1_state_cmp_full & ~mgmt_data_out_V_last_V_1_sel_wr);

assign mgmt_data_out_V_last_V_1_load_B = (mgmt_data_out_V_last_V_1_state_cmp_full & mgmt_data_out_V_last_V_1_sel_wr);

assign mgmt_data_out_V_last_V_1_sel = mgmt_data_out_V_last_V_1_sel_rd;

assign mgmt_data_out_V_last_V_1_state_cmp_full = ((mgmt_data_out_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign mgmt_data_out_V_last_V_1_vld_out = mgmt_data_out_V_last_V_1_state[1'd0];

assign mgmt_data_out_V_user_V_1_ack_in = mgmt_data_out_V_user_V_1_state[1'd1];

assign mgmt_data_out_V_user_V_1_ack_out = mgmt_data_out_TREADY;

assign mgmt_data_out_V_user_V_1_load_A = (mgmt_data_out_V_user_V_1_state_cmp_full & ~mgmt_data_out_V_user_V_1_sel_wr);

assign mgmt_data_out_V_user_V_1_load_B = (mgmt_data_out_V_user_V_1_state_cmp_full & mgmt_data_out_V_user_V_1_sel_wr);

assign mgmt_data_out_V_user_V_1_sel = mgmt_data_out_V_user_V_1_sel_rd;

assign mgmt_data_out_V_user_V_1_state_cmp_full = ((mgmt_data_out_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign mgmt_data_out_V_user_V_1_vld_out = mgmt_data_out_V_user_V_1_state[1'd0];

assign p_Result_s_fu_306_p3 = {{32'd0}, {trunc_ln647_reg_363}};

assign rx_tstamp_out_V_V_1_ack_in = rx_tstamp_out_V_V_1_state[1'd1];

assign rx_tstamp_out_V_V_1_ack_out = rx_tstamp_out_V_V_TREADY;

assign rx_tstamp_out_V_V_1_load_A = (rx_tstamp_out_V_V_1_state_cmp_full & ~rx_tstamp_out_V_V_1_sel_wr);

assign rx_tstamp_out_V_V_1_load_B = (rx_tstamp_out_V_V_1_state_cmp_full & rx_tstamp_out_V_V_1_sel_wr);

assign rx_tstamp_out_V_V_1_sel = rx_tstamp_out_V_V_1_sel_rd;

assign rx_tstamp_out_V_V_1_state_cmp_full = ((rx_tstamp_out_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign rx_tstamp_out_V_V_1_vld_out = rx_tstamp_out_V_V_1_state[1'd0];

assign rx_tstamp_out_V_V_TDATA = rx_tstamp_out_V_V_1_data_out;

assign rx_tstamp_out_V_V_TVALID = rx_tstamp_out_V_V_1_state[1'd0];

assign select_ln276_fu_270_p3 = ((eth_data_rx_V_last_V_0_data_out[0:0] === 1'b1) ? 4'd0 : 4'd4);

assign select_ln293_fu_256_p3 = ((eth_data_rx_V_last_V_0_data_out[0:0] === 1'b1) ? 4'd0 : 4'd5);

assign select_ln304_fu_242_p3 = ((eth_data_rx_V_last_V_0_data_out[0:0] === 1'b1) ? 4'd0 : 4'd6);

assign select_ln313_fu_228_p3 = ((eth_data_rx_V_last_V_0_data_out[0:0] === 1'b1) ? 4'd0 : 4'd7);

assign state_V_load_load_fu_216_p1 = state_V;

assign sync_data_out_TDATA = sync_data_out_V_data_V_1_data_out;

assign sync_data_out_TKEEP = sync_data_out_V_keep_V_1_data_out;

assign sync_data_out_TLAST = sync_data_out_V_last_V_1_data_out;

assign sync_data_out_TUSER = sync_data_out_V_user_V_1_data_out;

assign sync_data_out_TVALID = sync_data_out_V_last_V_1_state[1'd0];

assign sync_data_out_V_data_V_1_ack_in = sync_data_out_V_data_V_1_state[1'd1];

assign sync_data_out_V_data_V_1_ack_out = sync_data_out_TREADY;

assign sync_data_out_V_data_V_1_load_A = (sync_data_out_V_data_V_1_state_cmp_full & ~sync_data_out_V_data_V_1_sel_wr);

assign sync_data_out_V_data_V_1_load_B = (sync_data_out_V_data_V_1_state_cmp_full & sync_data_out_V_data_V_1_sel_wr);

assign sync_data_out_V_data_V_1_sel = sync_data_out_V_data_V_1_sel_rd;

assign sync_data_out_V_data_V_1_state_cmp_full = ((sync_data_out_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sync_data_out_V_data_V_1_vld_out = sync_data_out_V_data_V_1_state[1'd0];

assign sync_data_out_V_keep_V_1_ack_in = sync_data_out_V_keep_V_1_state[1'd1];

assign sync_data_out_V_keep_V_1_ack_out = sync_data_out_TREADY;

assign sync_data_out_V_keep_V_1_load_A = (sync_data_out_V_keep_V_1_state_cmp_full & ~sync_data_out_V_keep_V_1_sel_wr);

assign sync_data_out_V_keep_V_1_load_B = (sync_data_out_V_keep_V_1_state_cmp_full & sync_data_out_V_keep_V_1_sel_wr);

assign sync_data_out_V_keep_V_1_sel = sync_data_out_V_keep_V_1_sel_rd;

assign sync_data_out_V_keep_V_1_state_cmp_full = ((sync_data_out_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sync_data_out_V_keep_V_1_vld_out = sync_data_out_V_keep_V_1_state[1'd0];

assign sync_data_out_V_last_V_1_ack_in = sync_data_out_V_last_V_1_state[1'd1];

assign sync_data_out_V_last_V_1_ack_out = sync_data_out_TREADY;

assign sync_data_out_V_last_V_1_load_A = (sync_data_out_V_last_V_1_state_cmp_full & ~sync_data_out_V_last_V_1_sel_wr);

assign sync_data_out_V_last_V_1_load_B = (sync_data_out_V_last_V_1_state_cmp_full & sync_data_out_V_last_V_1_sel_wr);

assign sync_data_out_V_last_V_1_sel = sync_data_out_V_last_V_1_sel_rd;

assign sync_data_out_V_last_V_1_state_cmp_full = ((sync_data_out_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sync_data_out_V_last_V_1_vld_out = sync_data_out_V_last_V_1_state[1'd0];

assign sync_data_out_V_user_V_1_ack_in = sync_data_out_V_user_V_1_state[1'd1];

assign sync_data_out_V_user_V_1_ack_out = sync_data_out_TREADY;

assign sync_data_out_V_user_V_1_load_A = (sync_data_out_V_user_V_1_state_cmp_full & ~sync_data_out_V_user_V_1_sel_wr);

assign sync_data_out_V_user_V_1_load_B = (sync_data_out_V_user_V_1_state_cmp_full & sync_data_out_V_user_V_1_sel_wr);

assign sync_data_out_V_user_V_1_sel = sync_data_out_V_user_V_1_sel_rd;

assign sync_data_out_V_user_V_1_state_cmp_full = ((sync_data_out_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign sync_data_out_V_user_V_1_vld_out = sync_data_out_V_user_V_1_state[1'd0];

assign trunc_ln209_fu_220_p1 = state_V[2:0];

assign trunc_ln647_fu_290_p1 = eth_data_rx_V_data_V_0_data_out[95:0];

always @ (posedge ap_clk) begin
    state_V[3] <= 1'b0;
    state_V_load_reg_319[3] <= 1'b0;
    state_V_load_reg_319_pp0_iter1_reg[3] <= 1'b0;
end

endmodule //Ethernet_demux
