// Seed: 1090607212
module module_0;
  tri0 id_1;
  assign id_2 = 1;
  bit  id_3;
  tri0 id_4;
  wor id_5, id_6;
  wire id_7;
  always $display(1);
  tri1 id_8, id_9;
  assign id_8 = !{1, id_1, 1'b0, id_9, -1, id_3};
  wire id_10;
  assign id_6 = id_2;
  always id_3 <= 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    output uwire id_7,
    input wor id_8,
    input wand id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    output tri id_15
);
  assign id_7 = -1;
  module_0 modCall_1 ();
endmodule
