<stg><name>image_filter_Loop_1_proc</name>


<trans_list>

<trans id="135" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="58">
<or_exp><and_exp><literal name="or_cond_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="26">
<condition id="89">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="112">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="15">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="17">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="17" to="18">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="18" to="19">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="19" to="20">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="20" to="21">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="21" to="22">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="22" to="23">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="23" to="24">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="24" to="25">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="25" to="3">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="26" to="2">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="64" op_0_bw="64">
<![CDATA[
newFuncRoot:0  %acc_V_1 = alloca i64, align 8

]]></node>
<StgValue><ssdm name="acc_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="64" op_0_bw="64">
<![CDATA[
newFuncRoot:1  %p_Val2_s = alloca i64, align 8

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(float* %img_0_2_data_stream_0_V, [8 x i8]* @str60, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str61, [1 x i8]* @str61, [8 x i8]* @str60)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(float* %img_resized_data_stream_0_V, [8 x i8]* @str56, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str57, [1 x i8]* @str57, [8 x i8]* @str56)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4  %p_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read1)

]]></node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5  %p_read_4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_read)

]]></node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6  store i64 0, i64* %p_Val2_s, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7  store i64 0, i64* %acc_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_0_i = phi i9 [ 0, %newFuncRoot ], [ %i, %.loopexit.i ]

]]></node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="12" op_0_bw="9">
<![CDATA[
:1  %i_0_i_cast_cast = zext i9 %i_0_i to i12

]]></node>
<StgValue><ssdm name="i_0_i_cast_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_1 = icmp ult i9 %i_0_i, -32

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %tmp_3 = icmp ult i12 %i_0_i_cast_cast, %p_read_3

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond_45 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="or_cond_45"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %i = add i9 %i_0_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_cond_45, label %.preheader.i, label %.loopexit24.i.exitStub

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="or_cond_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64">
<![CDATA[
.loopexit24.i.exitStub:0  %acc_V_1_load = load i64* %acc_V_1, align 8

]]></node>
<StgValue><ssdm name="acc_V_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="or_cond_45" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="64">
<![CDATA[
.loopexit24.i.exitStub:1  ret i64 %acc_V_1_load

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:0  %asd_0_i = phi i10 [ %asd, %_ifconv ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="asd_0_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="10">
<![CDATA[
.preheader.i:1  %asd_0_i_cast_cast = zext i10 %asd_0_i to i12

]]></node>
<StgValue><ssdm name="asd_0_i_cast_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:2  %tmp_6 = icmp ult i10 %asd_0_i, -384

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:3  %asd = add i10 %asd_0_i, 1

]]></node>
<StgValue><ssdm name="asd"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_6, label %1, label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_8 = icmp ult i12 %asd_0_i_cast_cast, %p_read_4

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8, label %_ifconv, label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1843)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %img_resized_data_stream_0_V_r = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %img_resized_data_stream_0_V)

]]></node>
<StgValue><ssdm name="img_resized_data_stream_0_V_r"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1843, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %img_0_2_data_stream_0_V_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %img_0_2_data_stream_0_V)

]]></node>
<StgValue><ssdm name="img_0_2_data_stream_0_V_read"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="65" st_id="12" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %temp = fsub float %img_resized_data_stream_0_V_r, %img_0_2_data_stream_0_V_read

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %v_assign = fmul float %temp, %temp

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="68" st_id="15" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %v_assign = fmul float %temp, %temp

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="69" st_id="16" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %v_assign = fmul float %temp, %temp

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="70" st_id="17" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %v_assign = fmul float %temp, %temp

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="71" st_id="18" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %v_assign = fmul float %temp, %temp

]]></node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="72" st_id="19" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:11  %d_assign = fpext float %v_assign to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="73" st_id="20" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:11  %d_assign = fpext float %v_assign to double

]]></node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="74" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:12  %ireg_V = bitcast double %d_assign to i64

]]></node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="75" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:13  %tmp_147 = trunc i64 %ireg_V to i63

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="76" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:15  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="77" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="78" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:18  %tmp_149 = trunc i64 %ireg_V to i52

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="79" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:17  %tmp_15 = zext i11 %exp_tmp_V to i12

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="80" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:19  %tmp_16 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_149)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="81" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:20  %p_Result_s = zext i53 %tmp_16 to i54

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="82" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:21  %man_V_1 = sub i54 0, %p_Result_s

]]></node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:22  %p_Val2_44 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:23  %tmp_18 = icmp eq i63 %tmp_147, 0

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %F2 = sub i12 1075, %tmp_15

]]></node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="86" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %tmp_20 = icmp sgt i12 %F2, 32

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="87" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26  %tmp_21 = add i12 -32, %F2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="88" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:27  %tmp_22 = sub i12 32, %F2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="89" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:30  %tmp_23 = icmp eq i12 %F2, 32

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="90" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:43  %tmp_34 = add i12 -33, %F2

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="91" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:44  %tmp_34_cast = zext i12 %tmp_34 to i32

]]></node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="92" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:45  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_44, i32 %tmp_34_cast)

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="93" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:28  %sh_amt = select i1 %tmp_20, i12 %tmp_21, i12 %tmp_22

]]></node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:29  %sh_amt_cast = sext i12 %sh_amt to i32

]]></node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:32  %tmp_25 = icmp ult i12 %sh_amt, 54

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33  %tmp_150 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %sh_amt, i32 6, i32 11)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:34  %icmp = icmp eq i6 %tmp_150, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:35  %tmp_28 = zext i32 %sh_amt_cast to i54

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:36  %tmp_29 = ashr i54 %p_Val2_44, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:37  %this_assign_cast = select i1 %isneg, i54 -1, i54 0

]]></node>
<StgValue><ssdm name="this_assign_cast"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:42  %tmp_33 = icmp sgt i12 %tmp_21, 54

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:46  %qb = select i1 %tmp_33, i1 %isneg, i1 %tmp_151

]]></node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %sel_tmp1 = xor i1 %tmp_18, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %sel_tmp2 = and i1 %tmp_23, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="105" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %sel_tmp6_demorgan = or i1 %tmp_18, %tmp_23

]]></node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="54">
<![CDATA[
_ifconv:31  %tmp_24 = sext i54 %p_Val2_44 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:38  %tmp_31 = zext i32 %sh_amt_cast to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39  %tmp_32 = shl i64 %tmp_24, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:40  %p_Val2_3 = select i1 %tmp_25, i54 %tmp_29, i54 %this_assign_cast

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="55" op_0_bw="54">
<![CDATA[
_ifconv:41  %p_Val2_3_cast = sext i54 %p_Val2_3 to i55

]]></node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="55" op_0_bw="1">
<![CDATA[
_ifconv:47  %tmp_37_cast = zext i1 %qb to i55

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:48  %p_Val2_5 = add i55 %tmp_37_cast, %p_Val2_3_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %sel_tmp7 = and i1 %tmp_20, %sel_tmp6

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_20

]]></node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %sel_tmp13 = xor i1 %sel_tmp13_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="117" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %sel_tmp14 = and i1 %icmp, %sel_tmp13

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="118" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:60  %newSel3 = select i1 %sel_tmp2, i54 %p_Val2_44, i54 0

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="119" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="sel_tmp14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="55">
<![CDATA[
_ifconv:49  %p_Val2_5_cast = sext i55 %p_Val2_5 to i64

]]></node>
<StgValue><ssdm name="p_Val2_5_cast"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58  %newSel = select i1 %sel_tmp14, i64 %tmp_32, i64 %p_Val2_5_cast

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="121" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %or_cond = or i1 %sel_tmp14, %sel_tmp7

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="122" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="54">
<![CDATA[
_ifconv:61  %newSel3_cast = sext i54 %newSel3 to i64

]]></node>
<StgValue><ssdm name="newSel3_cast"/></StgValue>
</operation>

<operation id="123" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:62  %p_Val2_45 = select i1 %or_cond, i64 %newSel, i64 %newSel3_cast

]]></node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:0  %p_Val2_load = load i64* %p_Val2_s, align 8

]]></node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:6  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1843)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:14  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1843, i32 %tmp_12)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="129" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:63  %acc_V = add i64 %p_Val2_load, %p_Val2_45

]]></node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:64  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1807, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:65  store i64 %acc_V, i64* %p_Val2_s, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:66  store i64 %acc_V, i64* %acc_V_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:67  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="134" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:0  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
