$date
	Fri Jan 23 14:39:20 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdder_tb $end
$var wire 1 ! sum_s $end
$var wire 1 " sum_d $end
$var wire 1 # sum_b $end
$var wire 1 $ c_out_s $end
$var wire 1 % c_out_d $end
$var wire 1 & c_out_b $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c_in $end
$scope module U1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c_in $end
$var wire 1 " sum_d $end
$var wire 1 % c_out_d $end
$upscope $end
$scope module U2 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c_in $end
$var reg 1 & c_out_b $end
$var reg 1 # sum_b $end
$upscope $end
$scope module U3 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 * c1 $end
$var wire 1 + c2 $end
$var wire 1 ) c_in $end
$var wire 1 $ c_out_s $end
$var wire 1 , s1 $end
$var wire 1 ! sum_s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1#
1!
1)
#20
1,
0)
1(
#30
1$
0"
1%
1&
0#
0!
1+
1)
#40
0$
0%
1!
0+
1"
0&
1#
0)
0(
1'
#50
1$
0"
1%
1&
0#
0!
1+
1)
#60
0+
0,
1*
0)
1(
#70
1"
1#
1!
1)
#80
