{"files":[{"patch":"@@ -104,1 +104,1 @@\n-    __ subw(r3, r13, r18, Assembler::ASR, 30);         \/\/       sub     w3, w13, w18, ASR #30\n+    __ subw(r3, r13, r17, Assembler::ASR, 30);         \/\/       sub     w3, w13, w17, ASR #30\n@@ -112,2 +112,2 @@\n-    __ orrw(r13, r18, r11, Assembler::LSR, 9);         \/\/       orr     w13, w18, w11, LSR #9\n-    __ eorw(r5, r5, r18, Assembler::LSR, 15);          \/\/       eor     w5, w5, w18, LSR #15\n+    __ orrw(r13, r17, r11, Assembler::LSR, 9);         \/\/       orr     w13, w17, w11, LSR #9\n+    __ eorw(r5, r5, r17, Assembler::LSR, 15);          \/\/       eor     w5, w5, w17, LSR #15\n@@ -138,1 +138,1 @@\n-    __ andsw(r7, r18, 1048576ull);                     \/\/       ands    w7, w18, #0x100000\n+    __ andsw(r7, r17, 1048576ull);                     \/\/       ands    w7, w17, #0x100000\n@@ -286,1 +286,1 @@\n-    __ ldxrw(r18, r0);                                 \/\/       ldxr    w18, [x0]\n+    __ ldxrw(r17, r0);                                 \/\/       ldxr    w17, [x0]\n@@ -314,1 +314,1 @@\n-    __ ldxpw(r18, r21, r13);                           \/\/       ldxp    w18, w21, [x13]\n+    __ ldxpw(r17, r21, r13);                           \/\/       ldxp    w17, w21, [x13]\n@@ -327,1 +327,1 @@\n-    __ ldrb(r18, Address(r23, -23));                   \/\/       ldrb    w18, [x23, -23]\n+    __ ldrb(r17, Address(r23, -23));                   \/\/       ldrb    w17, [x23, -23]\n@@ -378,1 +378,1 @@\n-    __ str(r10, Address(r18, r21, Address::sxtw(3)));  \/\/       str     x10, [x18, w21, sxtw #3]\n+    __ str(r10, Address(r17, r21, Address::sxtw(3)));  \/\/       str     x10, [x17, w21, sxtw #3]\n@@ -385,1 +385,1 @@\n-    __ ldrh(r9, Address(r4, r18, Address::uxtw(0)));   \/\/       ldrh    w9, [x4, w18, uxtw #0]\n+    __ ldrh(r9, Address(r4, r17, Address::uxtw(0)));   \/\/       ldrh    w9, [x4, w17, uxtw #0]\n@@ -442,1 +442,1 @@\n-    __ addw(r18, r24, r20, ext::uxtb, 2);              \/\/       add     w18, w24, w20, uxtb #2\n+    __ addw(r17, r24, r20, ext::uxtb, 2);              \/\/       add     w17, w24, w20, uxtb #2\n@@ -453,2 +453,2 @@\n-    __ ccmpw(r22, r18, 6u, Assembler::CC);             \/\/       ccmp    w22, w18, #6, CC\n-    __ ccmn(r18, r30, 14u, Assembler::VS);             \/\/       ccmn    x18, x30, #14, VS\n+    __ ccmpw(r22, r17, 6u, Assembler::CC);             \/\/       ccmp    w22, w17, #6, CC\n+    __ ccmn(r17, r30, 14u, Assembler::VS);             \/\/       ccmn    x17, x30, #14, VS\n@@ -479,1 +479,1 @@\n-    __ rbit(r18, r21);                                 \/\/       rbit    x18, x21\n+    __ rbit(r17, r21);                                 \/\/       rbit    x17, x21\n@@ -489,1 +489,1 @@\n-    __ lslvw(r3, r14, r18);                            \/\/       lslv    w3, w14, w18\n+    __ lslvw(r3, r14, r17);                            \/\/       lslv    w3, w14, w17\n@@ -494,1 +494,1 @@\n-    __ sdiv(r27, r16, r18);                            \/\/       sdiv    x27, x16, x18\n+    __ sdiv(r27, r16, r17);                            \/\/       sdiv    x27, x16, x17\n@@ -498,1 +498,1 @@\n-    __ rorv(r28, r2, r18);                             \/\/       rorv    x28, x2, x18\n+    __ rorv(r28, r2, r17);                             \/\/       rorv    x28, x2, x17\n@@ -543,1 +543,1 @@\n-    __ fsqrtd(v3, v18);                                \/\/       fsqrt   d3, d18\n+    __ fsqrtd(v3, v17);                                \/\/       fsqrt   d3, d17\n@@ -555,1 +555,1 @@\n-    __ fmovs(r18, v21);                                \/\/       fmov    w18, s21\n+    __ fmovs(r17, v21);                                \/\/       fmov    w17, s21\n@@ -557,1 +557,1 @@\n-    __ fmovs(v19, r18);                                \/\/       fmov    s19, w18\n+    __ fmovs(v19, r17);                                \/\/       fmov    s19, w17\n@@ -601,1 +601,1 @@\n-    __ ld2(v18, v19, __ T2D, Address(r10));            \/\/       ld2     {v18.2D, v19.2D}, [x10]\n+    __ ld2(v17, v18, __ T2D, Address(r10));            \/\/       ld2     {v17.2D, v18.2D}, [x10]\n@@ -603,1 +603,1 @@\n-    __ ld2r(v25, v26, __ T16B, Address(r18));          \/\/       ld2r    {v25.16B, v26.16B}, [x18]\n+    __ ld2r(v25, v26, __ T16B, Address(r17));          \/\/       ld2r    {v25.16B, v26.16B}, [x17]\n@@ -605,1 +605,1 @@\n-    __ ld2r(v16, v17, __ T2D, Address(__ post(r18, r9))); \/\/    ld2r    {v16.2D, v17.2D}, [x18], x9\n+    __ ld2r(v16, v17, __ T2D, Address(__ post(r17, r9))); \/\/    ld2r    {v16.2D, v17.2D}, [x17], x9\n@@ -613,1 +613,1 @@\n-    __ ld4r(v24, v25, v26, v27, __ T8B, Address(r18)); \/\/       ld4r    {v24.8B, v25.8B, v26.8B, v27.8B}, [x18]\n+    __ ld4r(v24, v25, v26, v27, __ T8B, Address(r17)); \/\/       ld4r    {v24.8B, v25.8B, v26.8B, v27.8B}, [x17]\n@@ -701,1 +701,1 @@\n-    __ mlsv(v18, __ T2S, v19, v20);                    \/\/       mls     v18.2S, v19.2S, v20.2S\n+    __ mlsv(v17, __ T2S, v18, v19);                    \/\/       mls     v17.2S, v18.2S, v19.2S\n@@ -710,1 +710,1 @@\n-    __ maxv(v18, __ T16B, v19, v20);                   \/\/       smax    v18.16B, v19.16B, v20.16B\n+    __ maxv(v17, __ T16B, v18, v19);                   \/\/       smax    v17.16B, v18.16B, v19.16B\n@@ -723,1 +723,1 @@\n-    __ minv(v18, __ T4S, v19, v20);                    \/\/       smin    v18.4S, v19.4S, v20.4S\n+    __ minv(v17, __ T4S, v18, v19);                    \/\/       smin    v17.4S, v18.4S, v19.4S\n@@ -725,1 +725,1 @@\n-    __ fmin(v18, __ T4S, v19, v20);                    \/\/       fmin    v18.4S, v19.4S, v20.4S\n+    __ fmin(v17, __ T4S, v18, v19);                    \/\/       fmin    v17.4S, v18.4S, v19.4S\n@@ -747,1 +747,1 @@\n-    __ cmge(v18, __ T8B, v19, v20);                    \/\/       cmge    v18.8B, v19.8B, v20.8B\n+    __ cmge(v17, __ T8B, v18, v19);                    \/\/       cmge    v17.8B, v18.8B, v19.8B\n@@ -756,1 +756,1 @@\n-    __ fcmge(v18, __ T2D, v19, v20);                   \/\/       fcmge   v18.2D, v19.2D, v20.2D\n+    __ fcmge(v17, __ T2D, v18, v19);                   \/\/       fcmge   v17.2D, v18.2D, v19.2D\n@@ -809,1 +809,1 @@\n-    __ sve_st1d(z0, __ D, p4, Address(r0, r18));       \/\/       st1d    {z0.d}, p4, [x0, x18, LSL #3]\n+    __ sve_st1d(z0, __ D, p4, Address(r0, r17));       \/\/       st1d    {z0.d}, p4, [x0, x17, LSL #3]\n@@ -856,1 +856,1 @@\n-    __ ldumin(Assembler::xword, r12, r18, sp);         \/\/       ldumin  x12, x18, [sp]\n+    __ ldumin(Assembler::xword, r12, r16, sp);         \/\/       ldumin  x12, x16, [sp]\n@@ -866,1 +866,1 @@\n-    __ ldsmaxa(Assembler::xword, r18, r9, r8);         \/\/       ldsmaxa x18, x9, [x8]\n+    __ ldsmaxa(Assembler::xword, r16, r9, r8);         \/\/       ldsmaxa x16, x9, [x8]\n@@ -874,1 +874,1 @@\n-    __ ldeoral(Assembler::xword, r10, r4, r18);        \/\/       ldeoral x10, x4, [x18]\n+    __ ldeoral(Assembler::xword, r10, r4, r15);        \/\/       ldeoral x10, x4, [x15]\n@@ -884,2 +884,2 @@\n-    __ ldbicl(Assembler::xword, r18, r21, r16);        \/\/       ldclrl  x18, x21, [x16]\n-    __ ldeorl(Assembler::xword, r18, r11, r21);        \/\/       ldeorl  x18, x11, [x21]\n+    __ ldbicl(Assembler::xword, r16, r21, r16);        \/\/       ldclrl  x16, x21, [x16]\n+    __ ldeorl(Assembler::xword, r16, r11, r21);        \/\/       ldeorl  x16, x11, [x21]\n@@ -908,2 +908,2 @@\n-    __ ldorra(Assembler::word, r14, r18, sp);          \/\/       ldseta  w14, w18, [sp]\n-    __ ldsmina(Assembler::word, r18, r27, r20);        \/\/       ldsmina w18, w27, [x20]\n+    __ ldorra(Assembler::word, r14, r16, sp);          \/\/       ldseta  w14, w16, [sp]\n+    __ ldsmina(Assembler::word, r16, r27, r20);        \/\/       ldsmina w16, w27, [x20]\n@@ -938,1 +938,1 @@\n-    __ sve_sub(z18, __ S, z10, z22);                   \/\/       sub     z18.s, z10.s, z22.s\n+    __ sve_sub(z17, __ S, z10, z22);                   \/\/       sub     z17.s, z10.s, z22.s\n@@ -943,1 +943,1 @@\n-    __ sve_add(z9, __ B, p7, z18);                     \/\/       add     z9.b, p7\/m, z9.b, z18.b\n+    __ sve_add(z9, __ B, p7, z17);                     \/\/       add     z9.b, p7\/m, z9.b, z17.b\n@@ -970,1 +970,1 @@\n-    __ sve_mla(z18, __ B, p0, z10, z23);               \/\/       mla     z18.b, p0\/m, z10.b, z23.b\n+    __ sve_mla(z17, __ B, p0, z10, z23);               \/\/       mla     z17.b, p0\/m, z10.b, z23.b\n@@ -977,1 +977,1 @@\n-    __ sve_andv(v3, __ S, p3, z18);                    \/\/       andv s3, p3, z18.s\n+    __ sve_andv(v3, __ S, p3, z17);                    \/\/       andv s3, p3, z17.s\n@@ -995,1 +995,1 @@\n-    0x0b9b3ec9,     0x4b9279a3,     0x2b88474e,     0x6b8c56c0,\n+    0x0b9b3ec9,     0x4b9179a3,     0x2b88474e,     0x6b8c56c0,\n@@ -997,1 +997,1 @@\n-    0x0a5d4a19,     0x2a4b264d,     0x4a523ca5,     0x6a9b6ae2,\n+    0x0a5d4a19,     0x2a4b262d,     0x4a513ca5,     0x6a9b6ae2,\n@@ -1002,1 +1002,1 @@\n-    0x120cb166,     0x321764bc,     0x52174681,     0x720c0247,\n+    0x120cb166,     0x321764bc,     0x52174681,     0x720c0227,\n@@ -1033,1 +1033,1 @@\n-    0x880bfcd0,     0x885f7c12,     0x885ffd44,     0x889ffed8,\n+    0x880bfcd0,     0x885f7c11,     0x885ffd44,     0x889ffed8,\n@@ -1038,1 +1038,1 @@\n-    0xc82cb5f0,     0x887f55b2,     0x887ff90b,     0x88382c2d,\n+    0xc82cb5f0,     0x887f55b1,     0x887ff90b,     0x88382c2d,\n@@ -1040,1 +1040,1 @@\n-    0x781ce322,     0xf850f044,     0xb85e129e,     0x385e92f2,\n+    0x781ce322,     0xf850f044,     0xb85e129e,     0x385e92f1,\n@@ -1051,1 +1051,1 @@\n-    0xbc1df408,     0xf835da4a,     0xb836d9a4,     0x3833580d,\n+    0xbc1df408,     0xf835da2a,     0xb836d9a4,     0x3833580d,\n@@ -1053,1 +1053,1 @@\n-    0x78724889,     0x38a7789b,     0x78beca2f,     0x78f6c810,\n+    0x78714889,     0x38a7789b,     0x78beca2f,     0x78f6c810,\n@@ -1062,1 +1062,1 @@\n-    0xba1e030c,     0xda0f0320,     0xfa030301,     0x0b340b12,\n+    0xba1e030c,     0xda0f0320,     0xfa030301,     0x0b340b11,\n@@ -1065,1 +1065,1 @@\n-    0x7a5232c6,     0xba5e624e,     0xfa53814c,     0x3a52d8c2,\n+    0x7a5132c6,     0xba5e622e,     0xfa53814c,     0x3a52d8c2,\n@@ -1070,1 +1070,1 @@\n-    0xdac002b2,     0xdac0061d,     0xdac00a95,     0xdac00e66,\n+    0xdac002b1,     0xdac0061d,     0xdac00a95,     0xdac00e66,\n@@ -1072,3 +1072,3 @@\n-    0x1ad221c3,     0x1ad825e7,     0x1ad92a3c,     0x1adc2f42,\n-    0x9ada0b25,     0x9ad20e1b,     0x9acc22a6,     0x9acc2480,\n-    0x9adc2a3b,     0x9ad22c5c,     0x9bce7dea,     0x9b597c6e,\n+    0x1ad121c3,     0x1ad825e7,     0x1ad92a3c,     0x1adc2f42,\n+    0x9ada0b25,     0x9ad10e1b,     0x9acc22a6,     0x9acc2480,\n+    0x9adc2a3b,     0x9ad12c5c,     0x9bce7dea,     0x9b597c6e,\n@@ -1083,1 +1083,1 @@\n-    0x1e60c027,     0x1e61400b,     0x1e61c243,     0x1e6240dc,\n+    0x1e60c027,     0x1e61400b,     0x1e61c223,     0x1e6240dc,\n@@ -1086,1 +1086,1 @@\n-    0x1e2602b2,     0x9e660299,     0x1e270253,     0x9e6703a2,\n+    0x1e2602b1,     0x9e660299,     0x1e270233,     0x9e6703a2,\n@@ -1094,2 +1094,2 @@\n-    0x4ddfcaf8,     0x0dd9ccaa,     0x4c408d52,     0x0cdf85ec,\n-    0x4d60c259,     0x0dffcbc1,     0x4de9ce50,     0x4cc24999,\n+    0x4ddfcaf8,     0x0dd9ccaa,     0x4c408d51,     0x0cdf85ec,\n+    0x4d60c239,     0x0dffcbc1,     0x4de9ce30,     0x4cc24999,\n@@ -1097,1 +1097,1 @@\n-    0x4cdf07b1,     0x0cc000fb,     0x0d60e258,     0x0dffe740,\n+    0x4cdf07b1,     0x0cc000fb,     0x0d60e238,     0x0dffe740,\n@@ -1118,1 +1118,1 @@\n-    0x2eb49672,     0x6ebe97bc,     0x0ebbcf59,     0x4eabcd49,\n+    0x2eb39651,     0x6ebe97bc,     0x0ebbcf59,     0x4eabcd49,\n@@ -1120,1 +1120,1 @@\n-    0x0e2c656a,     0x4e346672,     0x0e7a6738,     0x4e7766d5,\n+    0x0e2c656a,     0x4e336651,     0x0e7a6738,     0x4e7766d5,\n@@ -1123,2 +1123,2 @@\n-    0x4e676cc5,     0x0eb66eb4,     0x4eb46e72,     0x0eb1f60f,\n-    0x4eb4f672,     0x4efff7dd,     0x2e3c8f7a,     0x6e3e8fbc,\n+    0x4e676cc5,     0x0eb66eb4,     0x4eb36e51,     0x0eb1f60f,\n+    0x4eb3f651,     0x4efff7dd,     0x2e3c8f7a,     0x6e3e8fbc,\n@@ -1129,1 +1129,1 @@\n-    0x6eaae528,     0x6ee0e7fe,     0x0e343e72,     0x4e2c3d6a,\n+    0x6eaae528,     0x6ee0e7fe,     0x0e333e51,     0x4e2c3d6a,\n@@ -1131,1 +1131,1 @@\n-    0x4ee53c83,     0x2e2ae528,     0x6e38e6f6,     0x6e74e672,\n+    0x4ee53c83,     0x2e2ae528,     0x6e38e6f6,     0x6e73e651,\n@@ -1144,1 +1144,1 @@\n-    0xe5f25000,     0x858043e0,     0x85a043ff,     0xe59f5d08,\n+    0xe5f15000,     0x858043e0,     0x85a043ff,     0xe59f5d08,\n@@ -1154,1 +1154,1 @@\n-    0xf8383064,     0xf82c539f,     0xf82a405a,     0xf82c73f2,\n+    0xf8383064,     0xf82c539f,     0xf82a405a,     0xf82c73f0,\n@@ -1156,1 +1156,1 @@\n-    0xf8a1239a,     0xf8a4309e,     0xf8a6535e,     0xf8b24109,\n+    0xf8a1239a,     0xf8a4309e,     0xf8a6535e,     0xf8b04109,\n@@ -1158,1 +1158,1 @@\n-    0xf8e312ea,     0xf8ea2244,     0xf8e2310b,     0xf8ea522f,\n+    0xf8e312ea,     0xf8ea21e4,     0xf8e2310b,     0xf8ea522f,\n@@ -1160,1 +1160,1 @@\n-    0xf8620184,     0xf8721215,     0xf87222ab,     0xf877334c,\n+    0xf8620184,     0xf8701215,     0xf87022ab,     0xf877334c,\n@@ -1165,1 +1165,1 @@\n-    0xb8b320bf,     0xb8ae33f2,     0xb8b2529b,     0xb8b0416c,\n+    0xb8b320bf,     0xb8ae33f0,     0xb8b0529b,     0xb8b0416c,\n@@ -1171,2 +1171,2 @@\n-    0x04fe0058,     0x04b60552,     0x65c00222,     0x65c20ad9,\n-    0x65db046c,     0x0416b35c,     0x04001e49,     0x045085e4,\n+    0x04fe0058,     0x04b60551,     0x65c00222,     0x65c20ad9,\n+    0x65db046c,     0x0416b35c,     0x04001e29,     0x045085e4,\n@@ -1179,2 +1179,2 @@\n-    0x65f8750c,     0x04174152,     0x04107db3,     0x042e30e0,\n-    0x04aa3119,     0x047b32d4,     0x049a2e43,     0x04182787,\n+    0x65f8750c,     0x04174151,     0x04107db3,     0x042e30e0,\n+    0x04aa3119,     0x047b32d4,     0x049a2e23,     0x04182787,\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.cpp","additions":76,"deletions":76,"binary":false,"changes":152,"status":"modified"}]}