

================================================================
== Vitis HLS Report for 'gather_node_neighbors_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Thu May 15 14:49:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gather_node_neighbors
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.403 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      202|  15.000 ns|  1.010 us|    3|  202|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_16_1  |        1|      200|         2|          1|          1|  1 ~ 200|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_neighbors, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 8 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%node_in_degree_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_in_degree"   --->   Operation 9 'read' 'node_in_degree_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:18]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:18]   --->   Operation 13 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_slt  i32 %i_cast, i32 %node_in_degree_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:16]   --->   Operation 15 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%add_ln16 = add i11 %i_1, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:16]   --->   Operation 16 'add' 'add_ln16' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:16]   --->   Operation 17 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:18]   --->   Operation 18 'trunc' 'trunc_ln18' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%add_ln19 = add i10 %trunc_ln18, i10 %trunc_ln_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 19 'add' 'add_ln19' <Predicate = (icmp_ln16)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %add_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 20 'zext' 'zext_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 21 'getelementptr' 'neighbor_table_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.20ns)   --->   "%neighbor_table_load = load i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 22 'load' 'neighbor_table_load' <Predicate = (icmp_ln16)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln16 = store i11 %add_ln16, i11 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:16]   --->   Operation 23 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast2 = zext i11 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:18]   --->   Operation 24 'zext' 'i_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 200, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:17]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:16]   --->   Operation 26 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.20ns)   --->   "%neighbor_table_load = load i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 27 'load' 'neighbor_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%node_neighbors_addr = getelementptr i32 %node_neighbors, i64 0, i64 %i_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 28 'getelementptr' 'node_neighbors_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.20ns)   --->   "%store_ln19 = store i32 %neighbor_table_load, i11 %node_neighbors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19]   --->   Operation 29 'store' 'store_ln19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:16]   --->   Operation 30 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:18) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19) [24]  (0.725 ns)
	'getelementptr' operation ('neighbor_table_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19) [26]  (0 ns)
	'load' operation ('neighbor_table_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19) on array 'neighbor_table' [27]  (1.2 ns)

 <State 2>: 2.4ns
The critical path consists of the following:
	'load' operation ('neighbor_table_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19) on array 'neighbor_table' [27]  (1.2 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19) of variable 'neighbor_table_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/gather_node_neighbors/gather_node_neighbors_fast.cpp:19 on array 'node_neighbors' [29]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
