// Seed: 1958147541
macromodule module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3, id_4;
endmodule
macromodule module_1 (
    input uwire id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    output uwire id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16,
    output tri id_17,
    output supply0 id_18,
    input tri id_19,
    output tri id_20,
    input supply1 id_21,
    input wire id_22,
    input wire id_23,
    output tri1 id_24,
    input supply1 id_25
    , id_43,
    input tri1 id_26,
    output tri id_27,
    input wand id_28,
    input supply0 id_29,
    input wand id_30
    , id_44,
    input wor id_31,
    output wire id_32,
    input wire id_33,
    output tri0 id_34,
    input supply1 id_35,
    input supply0 id_36,
    input supply1 id_37,
    input tri0 id_38,
    input wor id_39,
    output tri1 id_40,
    input tri id_41
);
  wire id_45;
  module_0(
      id_45, id_44
  );
  always @(posedge id_28) id_15 = id_14 - ~id_22 - id_11 == "";
  wire id_46;
endmodule
