// Seed: 1860787344
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_24,
    input tri1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri1 id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    input tri id_16,
    input uwire id_17,
    output wor id_18,
    output tri0 id_19,
    output wire id_20,
    input wand id_21,
    input tri0 id_22
);
  assign id_24 = id_9 == id_21;
  wire id_25;
  module_0(
      id_24, id_24, id_25
  );
endmodule
