<profile>

<section name = "Vitis HLS Report for 'systolicArray'" level="0">
<item name = "Date">Wed Jun 14 16:04:43 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cemit_replaced</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.828 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_36">systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2, 6, 6, 19.998 ns, 19.998 ns, 6, 6, no</column>
<column name="grp_systolicArray_Pipeline_VITIS_LOOP_247_1_fu_44">systolicArray_Pipeline_VITIS_LOOP_247_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 144, 194, -</column>
<column name="Memory">-, -, 128, 64, -</column>
<column name="Multiplexer">-, -, -, 201, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_systolicArray_Pipeline_VITIS_LOOP_247_1_fu_44">systolicArray_Pipeline_VITIS_LOOP_247_1, 0, 0, 135, 82, 0</column>
<column name="grp_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_36">systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2, 0, 0, 9, 112, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="l_Tb_m_Sreg_Array_U">systolicArray_l_Tb_m_Sreg_Array_SHIFTREG_AUTO_0R0W, 0, 64, 32, 0, 2, 32, 1, 64</column>
<column name="l_Tb_m_Sreg_Array_1_U">systolicArray_l_Tb_m_Sreg_Array_SHIFTREG_AUTO_0R0W, 0, 64, 32, 0, 2, 32, 1, 64</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="l_Tb_m_Sreg_Array_1_address0">14, 3, 1, 3</column>
<column name="l_Tb_m_Sreg_Array_1_ce0">14, 3, 1, 3</column>
<column name="l_Tb_m_Sreg_Array_1_d0">14, 3, 32, 96</column>
<column name="l_Tb_m_Sreg_Array_1_we0">14, 3, 1, 3</column>
<column name="l_Tb_m_Sreg_Array_address0">14, 3, 1, 3</column>
<column name="l_Tb_m_Sreg_Array_ce0">14, 3, 1, 3</column>
<column name="l_Tb_m_Sreg_Array_d0">14, 3, 32, 96</column>
<column name="l_Tb_m_Sreg_Array_we0">14, 3, 1, 3</column>
<column name="l_aStr1_read">9, 2, 1, 2</column>
<column name="l_bStr2_read">9, 2, 1, 2</column>
<column name="l_dataA_0_write">9, 2, 1, 2</column>
<column name="l_dataA_1_write">9, 2, 1, 2</column>
<column name="l_dataB_0_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_systolicArray_Pipeline_VITIS_LOOP_247_1_fu_44_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2_fu_36_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, systolicArray, return value</column>
<column name="l_aStr1_dout">in, 66, ap_fifo, l_aStr1, pointer</column>
<column name="l_aStr1_num_data_valid">in, 2, ap_fifo, l_aStr1, pointer</column>
<column name="l_aStr1_fifo_cap">in, 2, ap_fifo, l_aStr1, pointer</column>
<column name="l_aStr1_empty_n">in, 1, ap_fifo, l_aStr1, pointer</column>
<column name="l_aStr1_read">out, 1, ap_fifo, l_aStr1, pointer</column>
<column name="l_bStr2_dout">in, 64, ap_fifo, l_bStr2, pointer</column>
<column name="l_bStr2_num_data_valid">in, 2, ap_fifo, l_bStr2, pointer</column>
<column name="l_bStr2_fifo_cap">in, 2, ap_fifo, l_bStr2, pointer</column>
<column name="l_bStr2_empty_n">in, 1, ap_fifo, l_bStr2, pointer</column>
<column name="l_bStr2_read">out, 1, ap_fifo, l_bStr2, pointer</column>
<column name="l_dataA_0_din">out, 34, ap_fifo, l_dataA_0, pointer</column>
<column name="l_dataA_0_num_data_valid">in, 3, ap_fifo, l_dataA_0, pointer</column>
<column name="l_dataA_0_fifo_cap">in, 3, ap_fifo, l_dataA_0, pointer</column>
<column name="l_dataA_0_full_n">in, 1, ap_fifo, l_dataA_0, pointer</column>
<column name="l_dataA_0_write">out, 1, ap_fifo, l_dataA_0, pointer</column>
<column name="l_dataA_1_din">out, 34, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_num_data_valid">in, 3, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_fifo_cap">in, 3, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_full_n">in, 1, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataA_1_write">out, 1, ap_fifo, l_dataA_1, pointer</column>
<column name="l_dataB_0_din">out, 64, ap_fifo, l_dataB_0, pointer</column>
<column name="l_dataB_0_num_data_valid">in, 3, ap_fifo, l_dataB_0, pointer</column>
<column name="l_dataB_0_fifo_cap">in, 3, ap_fifo, l_dataB_0, pointer</column>
<column name="l_dataB_0_full_n">in, 1, ap_fifo, l_dataB_0, pointer</column>
<column name="l_dataB_0_write">out, 1, ap_fifo, l_dataB_0, pointer</column>
</table>
</item>
</section>
</profile>
