#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb 18 17:51:13 2018
# Process ID: 2155
# Current directory: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1
# Command line: vivado -log design_1_v_tpg_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_1.tcl
# Log file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1.vds
# Journal file: /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_tpg_0_1.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'trevor' on host 'localhost' (Linux_x86_64 version 4.4.114-42-default) on Sun Feb 18 17:51:26 EST 2018
INFO: [HLS 200-10] On os "openSUSE Leap 42.3"
INFO: [HLS 200-10] In directory '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1'.
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tcpg236-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 348.652 ; gain = 13.582 ; free physical = 1346 ; free virtual = 7506
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 348.652 ; gain = 13.582 ; free physical = 1188 ; free virtual = 7397
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:771).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:772).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:773).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 476.648 ; gain = 141.578 ; free physical = 804 ; free virtual = 7033
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 476.648 ; gain = 141.578 ; free physical = 773 ; free virtual = 7004
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:963).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1089).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:919).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1513).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1398).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1496).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:746) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.20' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.21' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.22' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:764) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:766) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg', detected/extracted 4 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1089:46) to (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1398:43) to (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1082:9) to (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:866:10) to (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:865:53) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:745:48) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 540.648 ; gain = 205.578 ; free physical = 308 ; free virtual = 6546
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:171:53)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:49:4)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 796.648 ; gain = 461.578 ; free physical = 161 ; free virtual = 6246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.95 seconds; current allocated memory: 463.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 463.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	58	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 464.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 464.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 465.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 465.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 465.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 465.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 465.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 465.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 466.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 466.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 466.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 467.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 467.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 467.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_206_cast', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_206_cast + -21 * tmp_194_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_206_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_190_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_192_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_194_cast_cast_ca + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_192_cast + tmp_196_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_190_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (11ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_60', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1111) (3.36 ns)
	'add' operation ('tmp_62', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1111) (3.82 ns)
	'add' operation ('tmp_63', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1111) (3.82 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 467.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 468.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 468.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 468.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 468.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 468.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 469.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 469.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 469.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 469.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1162) ('tmp_5', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1162) ('tmp_2', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (11ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_9', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1167) (3.36 ns)
	'add' operation ('tmp1', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1171) (3.82 ns)
	'add' operation ('tmp_14', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1171) (3.82 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 469.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 470.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 470.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 470.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 470.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 470.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 471.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 471.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 471.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 471.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 471.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 471.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 471.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 471.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 471.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 471.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 471.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 471.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 472.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 472.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	165	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 472.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 474.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 475.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 475.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 475.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 475.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 475.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 475.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 476.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 476.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	32	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 476.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 477.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	29	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 477.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 478.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 479.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 480.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 482.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 484.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 485.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 485.917 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r395' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y392' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g398' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v386' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u389' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b401' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 486.698 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 486.942 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16ns_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 487.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 489.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 490.096 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r394' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y391' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g397' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v385' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u388' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b400' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 490.825 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 490.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16ns_16ns_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16ns_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 491.674 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r393' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y390' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g396' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v384' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u387' to 'tpgPatternColorBaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b399' to 'tpgPatternColorBaVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 492.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 493.371 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 493.717 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 494.063 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 494.411 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidRe0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 494.771 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 494.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 495.325 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 495.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 498.688 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 499.281 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 499.720 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 499.955 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 500.841 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 501.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 503.633 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 924.648 ; gain = 589.578 ; free physical = 309 ; free virtual = 6153
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix design_1_v_tpg_0_1_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_1_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_1_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1180.496 ; gain = 0.000 ; free physical = 342 ; free virtual = 5808
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 17:53:03 2018...
INFO: [HLS 200-112] Total elapsed time: 119.32 seconds; peak allocated memory: 503.633 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 18 17:53:25 2018...
compile_c: Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 1178.840 ; gain = 0.000 ; free physical = 2123 ; free virtual = 7544
Command: synth_design -top design_1_v_tpg_0_1 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3511 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1279.832 ; gain = 100.992 ; free physical = 1850 ; free virtual = 7273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/synth/design_1_v_tpg_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_CTRL_s_axi' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_CTRL_s_axi.v:381]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_CTRL_s_axi' (1#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_AXIvideo2MultiPixStr' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:87]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_reg_unsigned_short_s' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_reg_unsigned_short_s' (2#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:1042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:1050]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_AXIvideo2MultiPixStr' (3#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternRainbow' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:44]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternRainbowvdy' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:31]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom' (4#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternRainbowvdy' (5#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI_DSP48_0' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI_DSP48_0' (6#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI' (7#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS_DSP48_1' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS_DSP48_1' (8#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS' (9#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2_DSP48_2' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2_DSP48_2' (10#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2' (11#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_zec' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_zec_DSP48_3' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_zec.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_zec_DSP48_3' (12#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_zec' (13#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem_DSP48_4' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem_DSP48_4' (14#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem' (15#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew_DSP48_5' (16#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew' (17#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:462]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:604]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternRainbow' (18#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorSqu' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorbkb' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorbkb_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorbkb_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorbkb_rom' (19#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorbkb' (20#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorcud' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorcud_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorcud_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorcud_rom' (21#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorcud' (22#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColordEe' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColordEe_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColordEe_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColordEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColordEe_rom' (23#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColordEe' (24#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoreOg' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoreOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom' (25#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoreOg' (26#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorfYi' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom' (27#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorfYi' (28#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorg8j' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom' (29#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorg8j' (30#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorhbi' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorhbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom' (31#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorhbi' (32#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoribs' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoribs_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColoribs_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoribs.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoribs_rom' (33#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColoribs' (34#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorjbC' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorjbC.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom' (35#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorjbC' (36#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorkbM' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorkbM_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorkbM_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorkbM.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorkbM_rom' (37#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorkbM' (38#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorlbW' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorlbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom' (39#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorlbW' (40#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColormb6' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColormb6_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColormb6_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColormb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColormb6_rom' (41#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColormb6' (42#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorncg' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorncg_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternDPColorncg_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorncg.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorncg_rom' (43#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorncg' (44#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorncg.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:763]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorSqu' (45#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternZonePlaLf8' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternZonePlaLf8_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternZonePlaLf8_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternZonePlaLf8.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternZonePlaLf8_rom' (46#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternZonePlaLf8' (47#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_reg_int_s' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_reg_int_s' (48#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi_DSP48_6' (49#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi' (50#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs_DSP48_7' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs_DSP48_7' (51#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs' (52#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC_DSP48_8' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC_DSP48_8' (53#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC' (54#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM_DSP48_9' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM_DSP48_9' (55#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM' (56#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerocq' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerocq_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCheckerocq_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerocq.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerocq_rom' (58#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerocq' (59#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerqcK' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerqcK.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom' (60#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckerqcK' (61#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckersc4' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckersc4_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCheckersc4_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckersc4.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckersc4_rom' (62#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckersc4' (63#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckertde' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckertde_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckertde.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckertde.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCheckertde_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckertde.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckertde_rom' (64#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckertde.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCheckertde' (65#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCheckertde.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternTartanCEe0' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternTartanCEe0_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternTartanCEe0_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTartanCEe0.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternTartanCEe0_rom' (67#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternTartanCEe0' (68#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaCeG' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaCeG.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom' (70#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaCeG' (71#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaDeQ' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom' (72#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHaDeQ' (73#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_reg_ap_uint_10_s' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_reg_ap_uint_10_s' (74#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternColorBars' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:455]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternColorBars' (76#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternColorBars.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorRam' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:187]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPColorRam' (77#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidRe0iy' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidRe0iy.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidRe0iy.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom' (80#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidRe0iy' (81#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidBlYie' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidBlYie.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidBlYie.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom' (84#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidBlYie' (85#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidGrZio' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidGrZio.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidGrZio.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom' (87#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternSolidGrZio' (88#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternHorizontal' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:113]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternHorizontal' (92#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternTemporalRa' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTemporalRa.v:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternTemporalRa' (93#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPBlackWhi' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPBlackWhi.v:28]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternDPBlackWhi' (94#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHa1iI' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHa1iI.v:21]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom.dat' is read successfully [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHa1iI.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom' (97#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_tpgPatternCrossHa1iI' (98#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_MultiPixStream2AXIvi' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:81]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:1067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:1069]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:319]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:345]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:371]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:433]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_MultiPixStream2AXIvi' (102#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_fifo_w8_d1_A' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1_fifo_w8_d1_A_shiftReg' [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_fifo_w8_d1_A_shiftReg' (103#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1_fifo_w8_d1_A' (104#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_fifo_w8_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_1' (106#1) [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/synth/design_1_v_tpg_0_1.v:57]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternCrossHa1iI has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternCrossHaDeQ has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternCrossHaCeG has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGrZio has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[11]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[10]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[9]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[8]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[7]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[6]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[5]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[4]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[3]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[2]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidGreen has unconnected port x[1]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlYie has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlue has unconnected port x[15]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlue has unconnected port x[14]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlue has unconnected port x[13]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlue has unconnected port x[12]
WARNING: [Synth 8-3331] design design_1_v_tpg_0_1_tpgPatternSolidBlue has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1362.367 ; gain = 183.527 ; free physical = 1605 ; free virtual = 7030
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1362.367 ; gain = 183.527 ; free physical = 1602 ; free virtual = 7027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/dont_touch.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1707.754 ; gain = 0.004 ; free physical = 1742 ; free virtual = 7175
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 1707.754 ; gain = 528.914 ; free physical = 1891 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 1707.754 ; gain = 528.914 ; free physical = 1891 ; free virtual = 7328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:54 . Memory (MB): peak = 1707.754 ; gain = 528.914 ; free physical = 1890 ; free virtual = 7327
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_1_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_489_reg' and it is trimmed from '16' to '13' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:632]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_129_fu_359_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_372_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_240_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:561]
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:41]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:51]
WARNING: [Synth 8-6014] Unused sequential element q2_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbowvdy.v:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_x_read_reg_614_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:351]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_x_read_reg_614_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:349]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_x_read_reg_614_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_614_reg' and it is trimmed from '16' to '1' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternRainbow.v:361]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_64_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_310_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_393_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element xCount_V_2_0_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:384]
WARNING: [Synth 8-6014] Unused sequential element yCount_V_4_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:395]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternZonePlaLf8.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_106_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_33_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_82_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_74_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_154_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_140_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_126_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rampVal_1_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:72]
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_1025_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_88_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_262_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_212_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:585]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_1_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1707.754 ; gain = 528.914 ; free physical = 1878 ; free virtual = 7316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_343/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_349/ap_return_reg' and it is trimmed from '16' to '14' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:58]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_129_fu_359_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_372_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_240_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_AXIvideo2MultiPixStr.v:561]
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_449_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_v_tpg_mac_muladd_Bew.v:26]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_32_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_64_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_56_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_310_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element xCount_V_2_0_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:384]
WARNING: [Synth 8-6014] Unused sequential element yCount_V_4_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternDPColorSqu.v:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_242/ap_return_reg' and it is trimmed from '31' to '16' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_int_s.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element grp_reg_int_s_fu_242/ap_return_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_int_s.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_106_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_33_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_74_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_91_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_154_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_140_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rampVal_1_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_tpgPatternHorizontal.v:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_223/ap_return_reg' and it is trimmed from '16' to '13' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_229/ap_return_reg' and it is trimmed from '16' to '14' bits. [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_reg_unsigned_short_s.v:58]
WARNING: [Synth 8-6014] Unused sequential element j_reg_212_reg was removed.  [/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/hdl/verilog/design_1_v_tpg_0_1_MultiPixStream2AXIvi.v:585]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_u_U/design_1_v_tpg_0_1_tpgPatternDPColorkbM_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_u_U/design_1_v_tpg_0_1_tpgPatternDPColormb6_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_g_U/design_1_v_tpg_0_1_tpgPatternDPColorg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_VESA_4_U/design_1_v_tpg_0_1_tpgPatternDPColordEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_VESA_4_U/design_1_v_tpg_0_1_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_v_U/design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_v_U/design_1_v_tpg_0_1_tpgPatternDPColorncg_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_v_U/design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_v_U/design_1_v_tpg_0_1_tpgPatternDPColorlbW_rom_U/q0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/\DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_v_U/design_1_v_tpg_0_1_tpgPatternDPColorncg_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_v_U/design_1_v_tpg_0_1_tpgPatternDPColorncg_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_601_y_U/design_1_v_tpg_0_1_tpgPatternDPColoribs_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_1_tpgPatternDPColorjbC_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_r_U/design_1_v_tpg_0_1_tpgPatternDPColorfYi_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_VESA_5_U/design_1_v_tpg_0_1_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/tmp_32_tr_reg_439_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_779/tmp_23_reg_445_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_734/DPtpgBarSelRgb_VESA_1_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_910/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\call_ret15_tpgPRBS_fu_921/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_955/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_934/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_1003/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_u388_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_u387_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_985/whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_967/bluYuv_U/design_1_v_tpg_0_1_tpgPatternSolidBlYie_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_946/redYuv_U/design_1_v_tpg_0_1_tpgPatternSolidRe0iy_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/\blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_994/\blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/\grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_g398_U/design_1_v_tpg_0_1_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_u389_U/design_1_v_tpg_0_1_tpgPatternCheckertde_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelRgb_g397_U/design_1_v_tpg_0_1_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_y391_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelRgb_g396_U/design_1_v_tpg_0_1_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_y390_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_y392_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_y392_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_v385_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_v385_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_v384_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_v384_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_y392_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_v385_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_v385_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_v384_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_v384_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_y392_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_v385_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_832/tpgBarSelYuv_v385_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_v384_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_886/tpgBarSelYuv_v384_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_y392_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_y392_U/design_1_v_tpg_0_1_tpgPatternCheckerqcK_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelRgb_b401_U/design_1_v_tpg_0_1_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/\tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_799/\tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/\ap_phi_reg_pp0_iter1_hHatch_3_reg_120_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2MultiPixStr_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_tpg_CTRL_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (v_tpg_CTRL_s_axi_U/rdata_reg[31]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStr_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternRainbow.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternRainbow.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter4_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternRainbow.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorSqu.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorSqu.
WARNING: [Synth 8-3332] Sequential element (DPtpgBarSelRgb_CEA_b_U/design_1_v_tpg_0_1_tpgPatternDPColorhbi_rom_U/q0_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorSqu.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter4_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter5_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (hBarSel_3_0_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (hBarSel_3_0_reg[1]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[5]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[4]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[3]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (vBarSel_2_reg[1]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (tpgBarSelYuv_v386_U/design_1_v_tpg_0_1_tpgPatternCheckersc4_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternTartanColo.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternTartanColo.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter1_hHatch_3_reg_120_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (whiYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternColorBars.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternColorBars.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[15]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[14]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[13]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[12]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[11]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[10]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[9]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[8]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternVerticalRa.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidRed.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidRed.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternVerticalHo.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidBlue.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidBlue.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidGreen.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidGreen.
WARNING: [Synth 8-3332] Sequential element (grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidGreen.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidWhite.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidWhite.
WARNING: [Synth 8-3332] Sequential element (whiYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidWhite.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (blkYuv_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternHorizontal.
WARNING: [Synth 8-3332] Sequential element (call_ret15_tpgPRBS_fu_921/ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_1_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/design_1_v_tpg_0_1_tpgPatternCrossHa1iI_rom_U/q0_reg[3]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (MultiPixStream2AXIvi_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (xCount_V_2_0_reg[9]) is unused and will be removed from module design_1_v_tpg_0_1_tpgPatternDPColorSqu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 1707.754 ; gain = 528.914 ; free physical = 1309 ; free virtual = 6749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:29 . Memory (MB): peak = 1752.734 ; gain = 573.895 ; free physical = 1829 ; free virtual = 7281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 1763.734 ; gain = 584.895 ; free physical = 1824 ; free virtual = 7276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/grp_tpgPatternCrossHatch_fu_865/blkYuv_1_U/design_1_v_tpg_0_1_tpgPatternCrossHaDeQ_rom_U/q0_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter5_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter6_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module design_1_v_tpg_0_1_v_tpg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_976/grnYuv_U/design_1_v_tpg_0_1_tpgPatternSolidGrZio_rom_U/q0_reg[7] )
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_725/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_1_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:34 . Memory (MB): peak = 1840.102 ; gain = 661.262 ; free physical = 1734 ; free virtual = 7186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1837 ; free virtual = 7289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:34 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1833 ; free virtual = 7285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1805 ; free virtual = 7257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1802 ; free virtual = 7254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1779 ; free virtual = 7231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1776 ; free virtual = 7228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   207|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     2|
|6     |DSP48E1_4  |     2|
|7     |DSP48E1_7  |     2|
|8     |DSP48E1_8  |     1|
|9     |LUT1       |   140|
|10    |LUT2       |   280|
|11    |LUT3       |   780|
|12    |LUT4       |   525|
|13    |LUT5       |   545|
|14    |LUT6       |   727|
|15    |MUXF7      |    31|
|16    |RAMB18E1   |     2|
|17    |RAMB18E1_3 |     1|
|18    |RAMB36E1_2 |     1|
|19    |SRL16E     |     6|
|20    |SRLC32E    |     3|
|21    |FDRE       |  2216|
|22    |FDSE       |    66|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1840.105 ; gain = 661.266 ; free physical = 1775 ; free virtual = 7227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 316 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1840.105 ; gain = 315.879 ; free physical = 1834 ; free virtual = 7286
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 1840.109 ; gain = 661.266 ; free physical = 1841 ; free virtual = 7293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 253 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
600 Infos, 291 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:38 . Memory (MB): peak = 1872.121 ; gain = 693.281 ; free physical = 1778 ; free virtual = 7239
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.srcs/sources_1/bd/design_1/ip/design_1_v_tpg_0_1/design_1_v_tpg_0_1.xci
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180218-tmc-test_pattern/vivado/test_pattern/test_pattern.runs/design_1_v_tpg_0_1_synth_1/design_1_v_tpg_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_1_utilization_synth.rpt -pb design_1_v_tpg_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1896.137 ; gain = 0.000 ; free physical = 1639 ; free virtual = 7109
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 17:55:10 2018...
