
. Module name, SLE, CFG, ARI1, BUFFER, MACC, RAM1K18, RAM64X18, GLOBAL, IO
. TOP, 833, 963, 329, 0, 4, 17, 1, 8, 37
.	. FF_GENERATOR, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	. FlashFreeze_SB, 46, 22, 0, 0, 0, 0, 0, 5, 2
.	.	. CORERESET_FF_0, 46, 21, 0, 0, 0, 0, 0, 3, 0
.	.	.	. CoreReset_FF_Z1_layer0, 46, 21, 0, 0, 0, 0, 0, 3, 0
.	.	. FlashFreeze_SB_CCC_0_FCCC, 0, 1, 0, 0, 0, 0, 0, 2, 0
.	.	. FlashFreeze_SB_MSS, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. OSC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. OSC_C0_OSC_C0_0_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. UART_interface, 164, 97, 14, 0, 0, 0, 0, 0, 0
.	.	. COREUART_C0, 64, 71, 14, 0, 0, 0, 0, 0, 0
.	.	.	. COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_19s_1s_0s, 64, 71, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Clock_gen_1s_0s, 20, 13, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s, 32, 43, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 11, 13, 0, 0, 0, 0, 0, 0, 0
.	.	. addr_decoder, 50, 6, 0, 0, 0, 0, 0, 0, 0
.	.	. receive_data, 50, 20, 0, 0, 0, 0, 0, 0, 0
.	. led_blink, 30, 5, 27, 0, 0, 0, 0, 1, 0
.	. line_write_read, 579, 816, 288, 0, 4, 17, 1, 0, 0
.	.	. Image_Enhancement, 69, 22, 0, 0, 3, 0, 0, 0, 0
.	.	. LCD_FSM, 30, 119, 13, 0, 0, 0, 0, 0, 0
.	.	. WRITE_LSRAM, 50, 16, 33, 0, 0, 0, 0, 0, 0
.	.	. double_flop, 20, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. mux, 0, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	. mux5_0, 0, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	. mux5_1, 0, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	. mux6, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	. ramDualPort, 17, 16, 0, 0, 0, 1, 0, 0, 0
.	.	. xy_display, 323, 512, 200, 0, 1, 16, 1, 0, 0
.	.	.	. COREFIFO_C0, 43, 40, 22, 0, 0, 0, 1, 0, 0
.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2_layer0, 43, 40, 22, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0, 21, 19, 22, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. COREFIFO_C0_COREFIFO_C0_0_USRAM_top, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	. DPSRAM_C0, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	.	. DPSRAM_C0_DPSRAM_C0_0_DPSRAM, 0, 0, 0, 0, 0, 16, 0, 0, 0
.	.	.	. ROW_PTR, 20, 2, 19, 0, 0, 0, 0, 0, 0
.	.	.	. RPOINTS, 61, 28, 33, 0, 0, 0, 0, 0, 0
.	.	.	. WPOINTS, 160, 423, 126, 0, 1, 0, 0, 0, 0
.	.	.	. xy_fifo_control, 39, 19, 0, 0, 0, 0, 0, 0, 0
.	.	. xy_generator, 70, 115, 42, 0, 0, 0, 0, 0, 0
.	. mux_2_1, 0, 12, 0, 0, 0, 0, 0, 0, 0
.	. work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH, 13, 10, 0, 0, 0, 0, 0, 0, 0