#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x63c6a0552950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x63c6a0506ff0 .scope module, "lei" "lei" 3 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "logic_req";
    .port_info 3 /INPUT 32 "logic_addr";
    .port_info 4 /OUTPUT 1 "logic_ack";
    .port_info 5 /OUTPUT 32 "logic_data";
    .port_info 6 /OUTPUT 1 "z3_req";
    .port_info 7 /OUTPUT 32 "z3_formula_addr";
    .port_info 8 /INPUT 1 "z3_ack";
    .port_info 9 /INPUT 32 "z3_result";
    .port_info 10 /INPUT 1 "z3_sat";
    .port_info 11 /INPUT 32 "z3_cert_hash";
    .port_info 12 /OUTPUT 1 "cert_write";
    .port_info 13 /OUTPUT 32 "cert_addr";
    .port_info 14 /OUTPUT 32 "cert_data";
    .port_info 15 /OUTPUT 32 "lei_status";
    .port_info 16 /OUTPUT 1 "lei_error";
P_0x63c6a0457ac0 .param/l "ERR_INVALID_FORMULA" 1 3 52, C4<00000000000000000010000000000010>;
P_0x63c6a0457b00 .param/l "ERR_NONE" 1 3 50, C4<00000000000000000000000000000000>;
P_0x63c6a0457b40 .param/l "ERR_TIMEOUT" 1 3 51, C4<00000000000000000010000000000001>;
P_0x63c6a0457b80 .param/l "ERR_Z3_ERROR" 1 3 53, C4<00000000000000000010000000000011>;
P_0x63c6a0457bc0 .param/l "STATE_COMPLETE" 1 3 47, C4<101>;
P_0x63c6a0457c00 .param/l "STATE_IDLE" 1 3 42, C4<000>;
P_0x63c6a0457c40 .param/l "STATE_PROCESS" 1 3 45, C4<011>;
P_0x63c6a0457c80 .param/l "STATE_REQUEST" 1 3 43, C4<001>;
P_0x63c6a0457cc0 .param/l "STATE_STORE_CERT" 1 3 46, C4<100>;
P_0x63c6a0457d00 .param/l "STATE_WAIT" 1 3 44, C4<010>;
L_0x63c6a0557a90 .functor BUFZ 32, v0x63c6a0579030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a054cdb0 .functor BUFZ 1, v0x63c6a05789b0_0, C4<0>, C4<0>, C4<0>;
L_0x63c6a04de6a0 .functor BUFZ 32, v0x63c6a05797e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a04df3f0 .functor BUFZ 32, v0x63c6a0578c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f22e0ec5018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x63c6a04e03b0_0 .net/2u *"_ivl_0", 2 0, L_0x7f22e0ec5018;  1 drivers
L_0x7f22e0ec5060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a04e0450_0 .net/2u *"_ivl_10", 28 0, L_0x7f22e0ec5060;  1 drivers
L_0x7f22e0ec50a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a04c7060_0 .net/2u *"_ivl_14", 31 0, L_0x7f22e0ec50a8;  1 drivers
L_0x7f22e0ec50f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x63c6a04c7100_0 .net/2u *"_ivl_18", 2 0, L_0x7f22e0ec50f0;  1 drivers
L_0x7f22e0ec5138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0578880_0 .net/2u *"_ivl_22", 23 0, L_0x7f22e0ec5138;  1 drivers
v0x63c6a05789b0_0 .var "ack_pending", 0 0;
v0x63c6a0578a70_0 .net "cert_addr", 31 0, L_0x63c6a05a42d0;  1 drivers
v0x63c6a0578b50_0 .net "cert_data", 31 0, L_0x63c6a04df3f0;  1 drivers
v0x63c6a0578c30_0 .var "cert_hash", 31 0;
v0x63c6a0578d10_0 .var "cert_index", 7 0;
v0x63c6a0578df0 .array "cert_store", 255 0, 31 0;
v0x63c6a0578eb0_0 .net "cert_write", 0 0, L_0x63c6a05a4130;  1 drivers
o0x7f22e0f0e2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0578f70_0 .net "clk", 0 0, o0x7f22e0f0e2b8;  0 drivers
v0x63c6a0579030_0 .var "current_addr", 31 0;
v0x63c6a0579110_0 .var "error_code", 31 0;
v0x63c6a05791f0_0 .net "lei_error", 0 0, L_0x63c6a05a3fe0;  1 drivers
v0x63c6a05792b0_0 .net "lei_status", 31 0, L_0x63c6a05a3e70;  1 drivers
v0x63c6a05794a0_0 .net "logic_ack", 0 0, L_0x63c6a054cdb0;  1 drivers
o0x7f22e0f0e3d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0579560_0 .net "logic_addr", 31 0, o0x7f22e0f0e3d8;  0 drivers
v0x63c6a0579640_0 .net "logic_data", 31 0, L_0x63c6a04de6a0;  1 drivers
o0x7f22e0f0e438 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0579720_0 .net "logic_req", 0 0, o0x7f22e0f0e438;  0 drivers
v0x63c6a05797e0_0 .var "result_data", 31 0;
o0x7f22e0f0e498 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a05798c0_0 .net "rst_n", 0 0, o0x7f22e0f0e498;  0 drivers
v0x63c6a0579980_0 .var "state", 2 0;
v0x63c6a0579a60_0 .var "timeout_counter", 15 0;
o0x7f22e0f0e528 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0579b40_0 .net "z3_ack", 0 0, o0x7f22e0f0e528;  0 drivers
o0x7f22e0f0e558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0579c00_0 .net "z3_cert_hash", 31 0, o0x7f22e0f0e558;  0 drivers
v0x63c6a0579ce0_0 .net "z3_formula_addr", 31 0, L_0x63c6a0557a90;  1 drivers
v0x63c6a0579dc0_0 .net "z3_req", 0 0, L_0x63c6a0593bc0;  1 drivers
o0x7f22e0f0e5e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0579e80_0 .net "z3_result", 31 0, o0x7f22e0f0e5e8;  0 drivers
o0x7f22e0f0e618 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0579f60_0 .net "z3_sat", 0 0, o0x7f22e0f0e618;  0 drivers
E_0x63c6a03cebe0/0 .event negedge, v0x63c6a05798c0_0;
E_0x63c6a03cebe0/1 .event posedge, v0x63c6a0578f70_0;
E_0x63c6a03cebe0 .event/or E_0x63c6a03cebe0/0, E_0x63c6a03cebe0/1;
L_0x63c6a0593bc0 .cmp/eq 3, v0x63c6a0579980_0, L_0x7f22e0ec5018;
L_0x63c6a05a3e70 .concat [ 3 29 0 0], v0x63c6a0579980_0, L_0x7f22e0ec5060;
L_0x63c6a05a3fe0 .cmp/ne 32, v0x63c6a0579110_0, L_0x7f22e0ec50a8;
L_0x63c6a05a4130 .cmp/eq 3, v0x63c6a0579980_0, L_0x7f22e0ec50f0;
L_0x63c6a05a42d0 .concat [ 8 24 0 0], v0x63c6a0578d10_0, L_0x7f22e0ec5138;
S_0x63c6a05056a0 .scope task, "join_certificates" "join_certificates" 3 152, 3 152 0, S_0x63c6a0506ff0;
 .timescale -9 -12;
v0x63c6a054cf70_0 .var "cert_a", 31 0;
v0x63c6a04de7c0_0 .var "cert_b", 31 0;
v0x63c6a04de890_0 .var "joined_cert", 31 0;
TD_lei.join_certificates ;
    %load/vec4 v0x63c6a054cf70_0;
    %load/vec4 v0x63c6a04de7c0_0;
    %xor;
    %store/vec4 v0x63c6a04de890_0, 0, 32;
    %end;
S_0x63c6a0507340 .scope module, "mau" "mau" 4 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mdl_req";
    .port_info 3 /INPUT 6 "module_id";
    .port_info 4 /INPUT 32 "module_size";
    .port_info 5 /INPUT 1 "module_consistent";
    .port_info 6 /OUTPUT 32 "mdl_cost";
    .port_info 7 /OUTPUT 1 "mdl_ack";
    .port_info 8 /OUTPUT 32 "total_mu";
    .port_info 9 /OUTPUT 32 "mau_status";
    .port_info 10 /OUTPUT 1 "mau_error";
P_0x63c6a04ad5d0 .param/l "ERR_INVALID_MODULE" 1 4 38, C4<00000000000000000011000000000010>;
P_0x63c6a04ad610 .param/l "ERR_NONE" 1 4 36, C4<00000000000000000000000000000000>;
P_0x63c6a04ad650 .param/l "ERR_OVERFLOW" 1 4 37, C4<00000000000000000011000000000001>;
P_0x63c6a04ad690 .param/l "LOG2_MAX_SIZE" 1 4 33, +C4<00000000000000000000000000100000>;
P_0x63c6a04ad6d0 .param/l "MAX_MU" 1 4 32, C4<11111111111111111111111111111111>;
L_0x63c6a04c6f00 .functor BUFZ 32, v0x63c6a057b6f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a04579a0 .functor BUFZ 1, v0x63c6a057b460_0, C4<0>, C4<0>, C4<0>;
L_0x63c6a05a4510 .functor BUFZ 32, v0x63c6a057c1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f22e0ec51c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057b1c0_0 .net/2u *"_ivl_12", 31 0, L_0x7f22e0ec51c8;  1 drivers
v0x63c6a057b2c0_0 .net *"_ivl_7", 15 0, L_0x63c6a05a45e0;  1 drivers
L_0x7f22e0ec5180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057b3a0_0 .net/2u *"_ivl_8", 15 0, L_0x7f22e0ec5180;  1 drivers
v0x63c6a057b460_0 .var "ack_pending", 0 0;
o0x7f22e0f0ec48 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a057b520_0 .net "clk", 0 0, o0x7f22e0f0ec48;  0 drivers
v0x63c6a057b630 .array "consistency_history", 63 0, 31 0;
v0x63c6a057b6f0_0 .var "current_cost", 31 0;
v0x63c6a057b7d0_0 .var "error_code", 31 0;
v0x63c6a057b8b0_0 .var "init_loop_var", 5 0;
v0x63c6a057b990_0 .net "mau_error", 0 0, L_0x63c6a05a4880;  1 drivers
v0x63c6a057ba50_0 .net "mau_status", 31 0, L_0x63c6a05a4710;  1 drivers
v0x63c6a057bb30_0 .net "mdl_ack", 0 0, L_0x63c6a04579a0;  1 drivers
v0x63c6a057bbf0_0 .net "mdl_cost", 31 0, L_0x63c6a04c6f00;  1 drivers
o0x7f22e0f0edc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a057bcd0_0 .net "mdl_req", 0 0, o0x7f22e0f0edc8;  0 drivers
o0x7f22e0f0edf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a057bd90_0 .net "module_consistent", 0 0, o0x7f22e0f0edf8;  0 drivers
v0x63c6a057be50 .array "module_history", 63 0, 31 0;
o0x7f22e0f0ee28 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x63c6a057bf10_0 .net "module_id", 5 0, o0x7f22e0f0ee28;  0 drivers
o0x7f22e0f0ee58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a057c100_0 .net "module_size", 31 0, o0x7f22e0f0ee58;  0 drivers
v0x63c6a057c1e0_0 .var "mu_accumulator", 31 0;
v0x63c6a057c2c0_0 .var "operation_count", 31 0;
o0x7f22e0f0eee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a057c3a0_0 .net "rst_n", 0 0, o0x7f22e0f0eee8;  0 drivers
v0x63c6a057c460_0 .net "total_mu", 31 0, L_0x63c6a05a4510;  1 drivers
E_0x63c6a03cf0d0/0 .event negedge, v0x63c6a057c3a0_0;
E_0x63c6a03cf0d0/1 .event posedge, v0x63c6a057b520_0;
E_0x63c6a03cf0d0 .event/or E_0x63c6a03cf0d0/0, E_0x63c6a03cf0d0/1;
L_0x63c6a05a45e0 .part v0x63c6a057c2c0_0, 0, 16;
L_0x63c6a05a4710 .concat [ 16 16 0 0], L_0x7f22e0ec5180, L_0x63c6a05a45e0;
L_0x63c6a05a4880 .cmp/ne 32, v0x63c6a057b7d0_0, L_0x7f22e0ec51c8;
S_0x63c6a057a280 .scope function.vec4.s32, "calculate_mdl_cost" "calculate_mdl_cost" 4 61, 4 61 0, S_0x63c6a0507340;
 .timescale -9 -12;
; Variable calculate_mdl_cost is vec4 return value of scope S_0x63c6a057a280
v0x63c6a057a530_0 .var "consistent", 0 0;
v0x63c6a057a5f0_0 .var "i", 5 0;
v0x63c6a057a6b0_0 .var "log_size", 31 0;
v0x63c6a057a790_0 .var "size", 31 0;
TD_mau.calculate_mdl_cost ;
    %load/vec4 v0x63c6a057a790_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calculate_mdl_cost (store_vec4_to_lval)
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63c6a057a530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calculate_mdl_cost (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a057a6b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x63c6a057a5f0_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x63c6a057a5f0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x63c6a057a5f0_0;
    %shiftl 4;
    %load/vec4 v0x63c6a057a790_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0x63c6a057a5f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a057a6b0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x63c6a057a5f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x63c6a057a5f0_0, 0, 6;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0x63c6a057a6b0_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_mdl_cost (store_vec4_to_lval)
T_1.3 ;
T_1.1 ;
    %end;
S_0x63c6a057a8c0 .scope function.vec4.s32, "get_average_cost" "get_average_cost" 4 145, 4 145 0, S_0x63c6a0507340;
 .timescale -9 -12;
v0x63c6a057aac0_0 .var "dummy", 31 0;
; Variable get_average_cost is vec4 return value of scope S_0x63c6a057a8c0
TD_mau.get_average_cost ;
    %load/vec4 v0x63c6a057c2c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x63c6a057c1e0_0;
    %load/vec4 v0x63c6a057c2c0_0;
    %div;
    %ret/vec4 0, 0, 32;  Assign to get_average_cost (store_vec4_to_lval)
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_average_cost (store_vec4_to_lval)
T_2.9 ;
    %end;
S_0x63c6a057ac80 .scope function.vec4.s32, "get_max_cost" "get_max_cost" 4 156, 4 156 0, S_0x63c6a0507340;
 .timescale -9 -12;
v0x63c6a057ae60_0 .var "dummy", 5 0;
; Variable get_max_cost is vec4 return value of scope S_0x63c6a057ac80
v0x63c6a057b020_0 .var "i", 5 0;
v0x63c6a057b0e0_0 .var "max_val", 31 0;
TD_mau.get_max_cost ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a057b0e0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x63c6a057b020_0, 0, 6;
T_3.10 ;
    %load/vec4 v0x63c6a057b020_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_3.11, 5;
    %load/vec4 v0x63c6a057b0e0_0;
    %load/vec4 v0x63c6a057b020_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x63c6a057be50, 4;
    %cmp/u;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0x63c6a057b020_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x63c6a057be50, 4;
    %store/vec4 v0x63c6a057b0e0_0, 0, 32;
T_3.12 ;
    %load/vec4 v0x63c6a057b020_0;
    %addi 1, 0, 6;
    %store/vec4 v0x63c6a057b020_0, 0, 6;
    %jmp T_3.10;
T_3.11 ;
    %load/vec4 v0x63c6a057b0e0_0;
    %ret/vec4 0, 0, 32;  Assign to get_max_cost (store_vec4_to_lval)
    %end;
S_0x63c6a0507720 .scope module, "mmu" "mmu" 5 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /OUTPUT 32 "cpu_rdata";
    .port_info 5 /INPUT 1 "cpu_we";
    .port_info 6 /INPUT 1 "cpu_en";
    .port_info 7 /INPUT 6 "current_module";
    .port_info 8 /INPUT 6 "target_module";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "access_allowed";
    .port_info 15 /OUTPUT 32 "error_code";
P_0x63c6a03dafb0 .param/l "ERR_ACCESS_DENIED" 1 5 48, C4<00000000000000000001000000000010>;
P_0x63c6a03daff0 .param/l "ERR_INVALID_MODULE" 1 5 47, C4<00000000000000000001000000000001>;
P_0x63c6a03db030 .param/l "ERR_NONE" 1 5 46, C4<00000000000000000000000000000000>;
P_0x63c6a03db070 .param/l "ERR_OUT_OF_BOUNDS" 1 5 49, C4<00000000000000000001000000000011>;
P_0x63c6a03db0b0 .param/l "ERR_PAGE_FAULT" 1 5 50, C4<00000000000000000001000000000100>;
P_0x63c6a03db0f0 .param/l "MAX_PAGES_PER_MODULE" 1 5 43, +C4<00000000000000000000000100000000>;
P_0x63c6a03db130 .param/l "NUM_MODULES" 1 5 41, +C4<00000000000000000000000001000000>;
P_0x63c6a03db170 .param/l "PAGE_SIZE" 1 5 42, +C4<00000000000000000001000000000000>;
L_0x63c6a05a54e0 .functor AND 1, L_0x63c6a05a4ff0, L_0x63c6a05a5310, C4<1>, C4<1>;
L_0x63c6a05a5890 .functor AND 1, L_0x63c6a05a54e0, L_0x63c6a05a56e0, C4<1>, C4<1>;
L_0x63c6a05a5820 .functor AND 1, L_0x63c6a05a5890, L_0x63c6a05a6110, C4<1>, C4<1>;
o0x7f22e0f0fff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f22e0ec55b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x63c6a05a66c0 .functor XNOR 1, o0x7f22e0f0fff8, L_0x7f22e0ec55b8, C4<0>, C4<0>;
L_0x7f22e0ec5648 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x63c6a05a6a50 .functor AND 32, L_0x63c6a05a67b0, L_0x7f22e0ec5648, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x63c6a05a6d70 .functor OR 1, L_0x63c6a05a66c0, L_0x63c6a05a6b60, C4<0>, C4<0>;
L_0x63c6a05a6ec0 .functor AND 1, L_0x63c6a05a54e0, L_0x63c6a05a6d70, C4<1>, C4<1>;
L_0x63c6a05a6f80 .functor AND 1, L_0x63c6a05a54e0, L_0x63c6a05a5820, C4<1>, C4<1>;
L_0x63c6a05a7040 .functor AND 1, L_0x63c6a05a6f80, L_0x63c6a05a6ec0, C4<1>, C4<1>;
o0x7f22e0f0ffc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x63c6a05a7c80 .functor BUFZ 32, o0x7f22e0f0ffc8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05a86a0 .functor AND 1, o0x7f22e0f0fff8, L_0x63c6a05a7040, C4<1>, C4<1>;
o0x7f22e0f0ff68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x63c6a05a87f0 .functor AND 1, o0x7f22e0f0ff68, L_0x63c6a05a7040, C4<1>, C4<1>;
L_0x63c6a05a88d0 .functor BUFZ 32, v0x63c6a0581370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63c6a057d290_0 .net *"_ivl_10", 31 0, L_0x63c6a05a4e70;  1 drivers
v0x63c6a057d390_0 .net *"_ivl_106", 31 0, L_0x63c6a05a7150;  1 drivers
v0x63c6a057d470_0 .net *"_ivl_108", 16 0, L_0x63c6a05a71f0;  1 drivers
L_0x7f22e0ec57b0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057d560_0 .net *"_ivl_111", 10 0, L_0x7f22e0ec57b0;  1 drivers
v0x63c6a057d640_0 .net *"_ivl_112", 24 0, L_0x63c6a05a7420;  1 drivers
L_0x7f22e0ec57f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057d770_0 .net *"_ivl_115", 7 0, L_0x7f22e0ec57f8;  1 drivers
L_0x7f22e0ec5840 .functor BUFT 1, C4<0000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057d850_0 .net/2u *"_ivl_116", 24 0, L_0x7f22e0ec5840;  1 drivers
v0x63c6a057d930_0 .net *"_ivl_119", 24 0, L_0x63c6a05a7560;  1 drivers
v0x63c6a057da10_0 .net *"_ivl_120", 9 0, L_0x63c6a05a77c0;  1 drivers
L_0x7f22e0ec5888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c6a057daf0_0 .net *"_ivl_123", 1 0, L_0x7f22e0ec5888;  1 drivers
L_0x7f22e0ec58d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63c6a057dbd0_0 .net *"_ivl_126", 0 0, L_0x7f22e0ec58d0;  1 drivers
v0x63c6a057dcb0_0 .net *"_ivl_127", 25 0, L_0x63c6a05a7860;  1 drivers
L_0x7f22e0ec5210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057dd90_0 .net *"_ivl_13", 25 0, L_0x7f22e0ec5210;  1 drivers
L_0x7f22e0ec5918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057de70_0 .net *"_ivl_130", 15 0, L_0x7f22e0ec5918;  1 drivers
v0x63c6a057df50_0 .net *"_ivl_131", 25 0, L_0x63c6a05a7aa0;  1 drivers
v0x63c6a057e030_0 .net *"_ivl_132", 25 0, L_0x63c6a05a7be0;  1 drivers
v0x63c6a057e110_0 .net *"_ivl_134", 31 0, L_0x63c6a05a7ef0;  1 drivers
L_0x7f22e0ec5960 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057e300_0 .net *"_ivl_137", 19 0, L_0x7f22e0ec5960;  1 drivers
v0x63c6a057e3e0_0 .net *"_ivl_138", 31 0, L_0x63c6a05a8030;  1 drivers
L_0x7f22e0ec5258 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057e4c0_0 .net/2u *"_ivl_14", 31 0, L_0x7f22e0ec5258;  1 drivers
L_0x7f22e0ec59a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057e5a0_0 .net/2u *"_ivl_140", 31 0, L_0x7f22e0ec59a8;  1 drivers
L_0x7f22e0ec59f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057e680_0 .net/2u *"_ivl_144", 31 0, L_0x7f22e0ec59f0;  1 drivers
L_0x7f22e0ec5a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057e760_0 .net/2u *"_ivl_150", 31 0, L_0x7f22e0ec5a38;  1 drivers
v0x63c6a057e840_0 .net *"_ivl_16", 0 0, L_0x63c6a05a4ff0;  1 drivers
v0x63c6a057e900_0 .net *"_ivl_18", 31 0, L_0x63c6a05a50e0;  1 drivers
v0x63c6a057e9e0_0 .net *"_ivl_20", 7 0, L_0x63c6a05a51d0;  1 drivers
L_0x7f22e0ec52a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c6a057eac0_0 .net *"_ivl_23", 1 0, L_0x7f22e0ec52a0;  1 drivers
L_0x7f22e0ec52e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057eba0_0 .net/2u *"_ivl_24", 31 0, L_0x7f22e0ec52e8;  1 drivers
v0x63c6a057ec80_0 .net *"_ivl_26", 0 0, L_0x63c6a05a5310;  1 drivers
v0x63c6a057ed40_0 .net *"_ivl_30", 31 0, L_0x63c6a05a55a0;  1 drivers
L_0x7f22e0ec5330 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057ee20_0 .net *"_ivl_33", 23 0, L_0x7f22e0ec5330;  1 drivers
L_0x7f22e0ec5378 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057ef00_0 .net/2u *"_ivl_34", 31 0, L_0x7f22e0ec5378;  1 drivers
v0x63c6a057efe0_0 .net *"_ivl_36", 0 0, L_0x63c6a05a56e0;  1 drivers
v0x63c6a057f2b0_0 .net *"_ivl_39", 0 0, L_0x63c6a05a5890;  1 drivers
v0x63c6a057f370_0 .net *"_ivl_40", 31 0, L_0x63c6a05a59a0;  1 drivers
v0x63c6a057f450_0 .net *"_ivl_42", 16 0, L_0x63c6a05a5a40;  1 drivers
L_0x7f22e0ec53c0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057f530_0 .net *"_ivl_45", 10 0, L_0x7f22e0ec53c0;  1 drivers
v0x63c6a057f610_0 .net *"_ivl_46", 24 0, L_0x63c6a05a5bf0;  1 drivers
L_0x7f22e0ec5408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057f6f0_0 .net *"_ivl_49", 7 0, L_0x7f22e0ec5408;  1 drivers
L_0x7f22e0ec5450 .functor BUFT 1, C4<0000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057f7d0_0 .net/2u *"_ivl_50", 24 0, L_0x7f22e0ec5450;  1 drivers
v0x63c6a057f8b0_0 .net *"_ivl_53", 24 0, L_0x63c6a05a5d30;  1 drivers
v0x63c6a057f990_0 .net *"_ivl_54", 9 0, L_0x63c6a05a5f30;  1 drivers
L_0x7f22e0ec5498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c6a057fa70_0 .net *"_ivl_57", 1 0, L_0x7f22e0ec5498;  1 drivers
L_0x7f22e0ec54e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63c6a057fb50_0 .net *"_ivl_60", 0 0, L_0x7f22e0ec54e0;  1 drivers
v0x63c6a057fc30_0 .net *"_ivl_61", 25 0, L_0x63c6a05a6020;  1 drivers
L_0x7f22e0ec5528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057fd10_0 .net *"_ivl_64", 15 0, L_0x7f22e0ec5528;  1 drivers
v0x63c6a057fdf0_0 .net *"_ivl_65", 25 0, L_0x63c6a05a6200;  1 drivers
v0x63c6a057fed0_0 .net *"_ivl_66", 25 0, L_0x63c6a05a6340;  1 drivers
L_0x7f22e0ec5570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a057ffb0_0 .net/2u *"_ivl_68", 31 0, L_0x7f22e0ec5570;  1 drivers
v0x63c6a0580090_0 .net *"_ivl_7", 17 0, L_0x63c6a05a4c80;  1 drivers
v0x63c6a0580170_0 .net *"_ivl_70", 0 0, L_0x63c6a05a6110;  1 drivers
v0x63c6a0580230_0 .net/2u *"_ivl_74", 0 0, L_0x7f22e0ec55b8;  1 drivers
v0x63c6a0580310_0 .net *"_ivl_76", 0 0, L_0x63c6a05a66c0;  1 drivers
v0x63c6a05803d0_0 .net *"_ivl_78", 31 0, L_0x63c6a05a67b0;  1 drivers
v0x63c6a05804b0_0 .net *"_ivl_80", 7 0, L_0x63c6a05a6910;  1 drivers
L_0x7f22e0ec5600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63c6a0580590_0 .net *"_ivl_83", 1 0, L_0x7f22e0ec5600;  1 drivers
v0x63c6a0580670_0 .net/2u *"_ivl_84", 31 0, L_0x7f22e0ec5648;  1 drivers
v0x63c6a0580750_0 .net *"_ivl_86", 31 0, L_0x63c6a05a6a50;  1 drivers
L_0x7f22e0ec5690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0580830_0 .net/2u *"_ivl_88", 31 0, L_0x7f22e0ec5690;  1 drivers
v0x63c6a0580910_0 .net *"_ivl_90", 0 0, L_0x63c6a05a6b60;  1 drivers
v0x63c6a05809d0_0 .net *"_ivl_93", 0 0, L_0x63c6a05a6d70;  1 drivers
v0x63c6a0580a90_0 .net *"_ivl_97", 0 0, L_0x63c6a05a6f80;  1 drivers
v0x63c6a0580b50_0 .net "access_allowed", 0 0, L_0x63c6a05a7040;  1 drivers
v0x63c6a0580c10_0 .var "access_granted", 0 0;
v0x63c6a0580cd0_0 .net "addr_module", 5 0, L_0x63c6a05a49a0;  1 drivers
v0x63c6a0580db0_0 .net "addr_offset", 25 0, L_0x63c6a05a4a70;  1 drivers
o0x7f22e0f0ff08 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0580e90_0 .net "clk", 0 0, o0x7f22e0f0ff08;  0 drivers
o0x7f22e0f0ff38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0580f50_0 .net "cpu_addr", 31 0, o0x7f22e0f0ff38;  0 drivers
v0x63c6a0581030_0 .net "cpu_en", 0 0, o0x7f22e0f0ff68;  0 drivers
v0x63c6a05810f0_0 .net "cpu_rdata", 31 0, L_0x63c6a05a8600;  1 drivers
v0x63c6a05811d0_0 .net "cpu_wdata", 31 0, o0x7f22e0f0ffc8;  0 drivers
v0x63c6a05812b0_0 .net "cpu_we", 0 0, o0x7f22e0f0fff8;  0 drivers
v0x63c6a0581370_0 .var "current_error", 31 0;
o0x7f22e0f10058 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x63c6a0581450_0 .net "current_module", 5 0, o0x7f22e0f10058;  0 drivers
v0x63c6a0581530_0 .net "error_code", 31 0, L_0x63c6a05a88d0;  1 drivers
v0x63c6a0581610_0 .var "init_module_var", 5 0;
v0x63c6a05816f0_0 .var "init_page_var", 7 0;
v0x63c6a05817d0_0 .net "mem_addr", 31 0, L_0x63c6a05a83d0;  1 drivers
v0x63c6a05818b0_0 .net "mem_en", 0 0, L_0x63c6a05a87f0;  1 drivers
o0x7f22e0f10178 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0581970_0 .net "mem_rdata", 31 0, o0x7f22e0f10178;  0 drivers
v0x63c6a0581a50_0 .net "mem_wdata", 31 0, L_0x63c6a05a7c80;  1 drivers
v0x63c6a0581b30_0 .net "mem_we", 0 0, L_0x63c6a05a86a0;  1 drivers
v0x63c6a0581bf0_0 .net "module_exists", 0 0, L_0x63c6a05a54e0;  1 drivers
v0x63c6a0581cb0 .array "module_perms", 63 0, 31 0;
v0x63c6a0581d70_0 .net "page_exists", 0 0, L_0x63c6a05a5820;  1 drivers
v0x63c6a0581e30_0 .net "page_index", 7 0, L_0x63c6a05a4b90;  1 drivers
v0x63c6a0581f10_0 .net "page_offset", 11 0, L_0x63c6a05a4d50;  1 drivers
v0x63c6a0581ff0 .array "page_table", 16383 0, 31 0;
v0x63c6a05820b0 .array "page_valid", 16383 0, 31 0;
v0x63c6a0582170_0 .net "permission_ok", 0 0, L_0x63c6a05a6ec0;  1 drivers
v0x63c6a0582230_0 .net "physical_addr", 31 0, L_0x63c6a05a8290;  1 drivers
v0x63c6a0582310 .array "region_base", 63 0, 31 0;
v0x63c6a05823d0 .array "region_size", 63 0, 31 0;
o0x7f22e0f10328 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0582490_0 .net "rst_n", 0 0, o0x7f22e0f10328;  0 drivers
o0x7f22e0f10358 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x63c6a0582550_0 .net "target_module", 5 0, o0x7f22e0f10358;  0 drivers
L_0x7f22e0ec56d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63c6a0582630_0 .net "tlb_hit", 0 0, L_0x7f22e0ec56d8;  1 drivers
L_0x7f22e0ec5720 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x63c6a05826f0_0 .net "tlb_index", 2 0, L_0x7f22e0ec5720;  1 drivers
L_0x7f22e0ec5768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a05827d0_0 .net "tlb_physical_addr_match", 31 0, L_0x7f22e0ec5768;  1 drivers
E_0x63c6a03cec20/0 .event negedge, v0x63c6a0582490_0;
E_0x63c6a03cec20/1 .event posedge, v0x63c6a0580e90_0;
E_0x63c6a03cec20 .event/or E_0x63c6a03cec20/0, E_0x63c6a03cec20/1;
L_0x63c6a05a49a0 .part o0x7f22e0f0ff38, 26, 6;
L_0x63c6a05a4a70 .part o0x7f22e0f0ff38, 0, 26;
L_0x63c6a05a4b90 .part L_0x63c6a05a4a70, 18, 8;
L_0x63c6a05a4c80 .part L_0x63c6a05a4a70, 0, 18;
L_0x63c6a05a4d50 .part L_0x63c6a05a4c80, 0, 12;
L_0x63c6a05a4e70 .concat [ 6 26 0 0], L_0x63c6a05a49a0, L_0x7f22e0ec5210;
L_0x63c6a05a4ff0 .cmp/gt 32, L_0x7f22e0ec5258, L_0x63c6a05a4e70;
L_0x63c6a05a50e0 .array/port v0x63c6a05823d0, L_0x63c6a05a51d0;
L_0x63c6a05a51d0 .concat [ 6 2 0 0], L_0x63c6a05a49a0, L_0x7f22e0ec52a0;
L_0x63c6a05a5310 .cmp/gt 32, L_0x63c6a05a50e0, L_0x7f22e0ec52e8;
L_0x63c6a05a55a0 .concat [ 8 24 0 0], L_0x63c6a05a4b90, L_0x7f22e0ec5330;
L_0x63c6a05a56e0 .cmp/gt 32, L_0x7f22e0ec5378, L_0x63c6a05a55a0;
L_0x63c6a05a59a0 .array/port v0x63c6a05820b0, L_0x63c6a05a6340;
L_0x63c6a05a5a40 .concat [ 6 11 0 0], L_0x63c6a05a49a0, L_0x7f22e0ec53c0;
L_0x63c6a05a5bf0 .concat [ 17 8 0 0], L_0x63c6a05a5a40, L_0x7f22e0ec5408;
L_0x63c6a05a5d30 .arith/mult 25, L_0x63c6a05a5bf0, L_0x7f22e0ec5450;
L_0x63c6a05a5f30 .concat [ 8 2 0 0], L_0x63c6a05a4b90, L_0x7f22e0ec5498;
L_0x63c6a05a6020 .concat [ 25 1 0 0], L_0x63c6a05a5d30, L_0x7f22e0ec54e0;
L_0x63c6a05a6200 .concat [ 10 16 0 0], L_0x63c6a05a5f30, L_0x7f22e0ec5528;
L_0x63c6a05a6340 .arith/sum 26, L_0x63c6a05a6020, L_0x63c6a05a6200;
L_0x63c6a05a6110 .cmp/ne 32, L_0x63c6a05a59a0, L_0x7f22e0ec5570;
L_0x63c6a05a67b0 .array/port v0x63c6a0581cb0, L_0x63c6a05a6910;
L_0x63c6a05a6910 .concat [ 6 2 0 0], L_0x63c6a05a49a0, L_0x7f22e0ec5600;
L_0x63c6a05a6b60 .cmp/ne 32, L_0x63c6a05a6a50, L_0x7f22e0ec5690;
L_0x63c6a05a7150 .array/port v0x63c6a0581ff0, L_0x63c6a05a7be0;
L_0x63c6a05a71f0 .concat [ 6 11 0 0], L_0x63c6a05a49a0, L_0x7f22e0ec57b0;
L_0x63c6a05a7420 .concat [ 17 8 0 0], L_0x63c6a05a71f0, L_0x7f22e0ec57f8;
L_0x63c6a05a7560 .arith/mult 25, L_0x63c6a05a7420, L_0x7f22e0ec5840;
L_0x63c6a05a77c0 .concat [ 8 2 0 0], L_0x63c6a05a4b90, L_0x7f22e0ec5888;
L_0x63c6a05a7860 .concat [ 25 1 0 0], L_0x63c6a05a7560, L_0x7f22e0ec58d0;
L_0x63c6a05a7aa0 .concat [ 10 16 0 0], L_0x63c6a05a77c0, L_0x7f22e0ec5918;
L_0x63c6a05a7be0 .arith/sum 26, L_0x63c6a05a7860, L_0x63c6a05a7aa0;
L_0x63c6a05a7ef0 .concat [ 12 20 0 0], L_0x63c6a05a4d50, L_0x7f22e0ec5960;
L_0x63c6a05a8030 .arith/sum 32, L_0x63c6a05a7150, L_0x63c6a05a7ef0;
L_0x63c6a05a8290 .functor MUXZ 32, L_0x7f22e0ec59a8, L_0x63c6a05a8030, L_0x63c6a05a5820, C4<>;
L_0x63c6a05a83d0 .functor MUXZ 32, L_0x7f22e0ec59f0, L_0x63c6a05a8290, L_0x63c6a05a7040, C4<>;
L_0x63c6a05a8600 .functor MUXZ 32, L_0x7f22e0ec5a38, o0x7f22e0f10178, L_0x63c6a05a7040, C4<>;
S_0x63c6a057c6e0 .scope task, "allocate_page" "allocate_page" 5 205, 5 205 0, S_0x63c6a0507720;
 .timescale -9 -12;
v0x63c6a057c890_0 .var "module_id", 5 0;
v0x63c6a057c990_0 .var "page_idx", 7 0;
v0x63c6a057ca70_0 .var "physical_base", 31 0;
TD_mmu.allocate_page ;
    %load/vec4 v0x63c6a057c890_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.16, 5;
    %load/vec4 v0x63c6a057c990_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x63c6a057ca70_0;
    %load/vec4 v0x63c6a057c890_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x63c6a057c990_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0581ff0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x63c6a057c890_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x63c6a057c990_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05820b0, 0, 4;
T_4.14 ;
    %end;
S_0x63c6a057cb30 .scope task, "free_page" "free_page" 5 217, 5 217 0, S_0x63c6a0507720;
 .timescale -9 -12;
v0x63c6a057cd30_0 .var "module_id", 5 0;
v0x63c6a057ce10_0 .var "page_idx", 7 0;
TD_mmu.free_page ;
    %load/vec4 v0x63c6a057cd30_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.19, 5;
    %load/vec4 v0x63c6a057ce10_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a057cd30_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x63c6a057ce10_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05820b0, 0, 4;
T_5.17 ;
    %end;
S_0x63c6a057cef0 .scope task, "set_module_permissions" "set_module_permissions" 5 227, 5 227 0, S_0x63c6a0507720;
 .timescale -9 -12;
v0x63c6a057d0d0_0 .var "module_id", 5 0;
v0x63c6a057d1b0_0 .var "permissions", 31 0;
TD_mmu.set_module_permissions ;
    %load/vec4 v0x63c6a057d0d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_6.20, 5;
    %load/vec4 v0x63c6a057d1b0_0;
    %load/vec4 v0x63c6a057d0d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0581cb0, 0, 4;
T_6.20 ;
    %end;
S_0x63c6a0507ee0 .scope module, "pee" "pee" 6 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "py_req";
    .port_info 3 /INPUT 32 "py_code_addr";
    .port_info 4 /OUTPUT 1 "py_ack";
    .port_info 5 /OUTPUT 32 "py_result";
    .port_info 6 /OUTPUT 1 "python_req";
    .port_info 7 /OUTPUT 32 "python_code_addr";
    .port_info 8 /INPUT 1 "python_ack";
    .port_info 9 /INPUT 32 "python_result";
    .port_info 10 /INPUT 1 "python_error";
    .port_info 11 /OUTPUT 1 "symbolic_req";
    .port_info 12 /OUTPUT 32 "symbolic_vars";
    .port_info 13 /INPUT 1 "symbolic_ack";
    .port_info 14 /INPUT 32 "symbolic_assignment";
    .port_info 15 /OUTPUT 32 "pee_status";
    .port_info 16 /OUTPUT 1 "pee_error";
P_0x63c6a0468d90 .param/l "ERR_NONE" 1 6 50, C4<00000000000000000000000000000000>;
P_0x63c6a0468dd0 .param/l "ERR_PYTHON_ERROR" 1 6 52, C4<00000000000000000100000000000010>;
P_0x63c6a0468e10 .param/l "ERR_SYMBOLIC_FAIL" 1 6 53, C4<00000000000000000100000000000011>;
P_0x63c6a0468e50 .param/l "ERR_TIMEOUT" 1 6 51, C4<00000000000000000100000000000001>;
P_0x63c6a0468e90 .param/l "STATE_COMPLETE" 1 6 47, C4<101>;
P_0x63c6a0468ed0 .param/l "STATE_EXECUTE" 1 6 44, C4<010>;
P_0x63c6a0468f10 .param/l "STATE_IDLE" 1 6 42, C4<000>;
P_0x63c6a0468f50 .param/l "STATE_LOAD_CODE" 1 6 43, C4<001>;
P_0x63c6a0468f90 .param/l "STATE_SYMBOLIC" 1 6 45, C4<011>;
P_0x63c6a0468fd0 .param/l "STATE_WAIT_RESULT" 1 6 46, C4<100>;
L_0x63c6a05a9850 .functor BUFZ 32, v0x63c6a0584230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05a9790 .functor BUFZ 1, v0x63c6a0583fd0_0, C4<0>, C4<0>, C4<0>;
L_0x63c6a05aa250 .functor BUFZ 32, v0x63c6a0584770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63c6a0582b10_0 .net *"_ivl_1", 3 0, L_0x63c6a05a8970;  1 drivers
L_0x7f22e0ec5ac8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0582c10_0 .net *"_ivl_11", 27 0, L_0x7f22e0ec5ac8;  1 drivers
v0x63c6a0582cf0_0 .net *"_ivl_13", 3 0, L_0x63c6a05a8e20;  1 drivers
L_0x7f22e0ec5b10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0582db0_0 .net *"_ivl_17", 27 0, L_0x7f22e0ec5b10;  1 drivers
L_0x7f22e0ec5b58 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0582e90_0 .net/2u *"_ivl_18", 31 0, L_0x7f22e0ec5b58;  1 drivers
L_0x7f22e0ec5a80 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x63c6a0582f70_0 .net/2u *"_ivl_2", 3 0, L_0x7f22e0ec5a80;  1 drivers
v0x63c6a0583050_0 .net *"_ivl_20", 0 0, L_0x63c6a05a9040;  1 drivers
L_0x7f22e0ec5ba0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x63c6a0583110_0 .net/2u *"_ivl_22", 31 0, L_0x7f22e0ec5ba0;  1 drivers
v0x63c6a05831f0_0 .net *"_ivl_25", 4 0, L_0x63c6a05a9160;  1 drivers
v0x63c6a05832d0_0 .net *"_ivl_26", 31 0, L_0x63c6a05a92d0;  1 drivers
L_0x7f22e0ec5be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a05833b0_0 .net/2u *"_ivl_28", 31 0, L_0x7f22e0ec5be8;  1 drivers
L_0x7f22e0ec5c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0583490_0 .net/2u *"_ivl_32", 31 0, L_0x7f22e0ec5c30;  1 drivers
v0x63c6a0583570_0 .net *"_ivl_34", 0 0, L_0x63c6a05a95b0;  1 drivers
L_0x7f22e0ec5c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0583630_0 .net/2u *"_ivl_36", 31 0, L_0x7f22e0ec5c78;  1 drivers
L_0x7f22e0ec5cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x63c6a0583710_0 .net/2u *"_ivl_38", 31 0, L_0x7f22e0ec5cc0;  1 drivers
v0x63c6a05837f0_0 .net *"_ivl_40", 31 0, L_0x63c6a05a96f0;  1 drivers
L_0x7f22e0ec5d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x63c6a05838d0_0 .net/2u *"_ivl_46", 2 0, L_0x7f22e0ec5d08;  1 drivers
L_0x7f22e0ec5d50 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x63c6a05839b0_0 .net/2u *"_ivl_52", 2 0, L_0x7f22e0ec5d50;  1 drivers
v0x63c6a0583a90_0 .net *"_ivl_57", 15 0, L_0x63c6a05a9ee0;  1 drivers
v0x63c6a0583b70_0 .net *"_ivl_59", 15 0, L_0x63c6a05a9fd0;  1 drivers
v0x63c6a0583c50_0 .net *"_ivl_67", 15 0, L_0x63c6a05aa320;  1 drivers
v0x63c6a0583d30_0 .net *"_ivl_69", 15 0, L_0x63c6a05aa070;  1 drivers
v0x63c6a0583e10_0 .net *"_ivl_7", 3 0, L_0x63c6a05a8bc0;  1 drivers
L_0x7f22e0ec5d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a0583ef0_0 .net/2u *"_ivl_72", 31 0, L_0x7f22e0ec5d98;  1 drivers
v0x63c6a0583fd0_0 .var "ack_pending", 0 0;
v0x63c6a0584090_0 .var "assignment", 31 0;
o0x7f22e0f10bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0584170_0 .net "clk", 0 0, o0x7f22e0f10bf8;  0 drivers
v0x63c6a0584230_0 .var "current_code_addr", 31 0;
v0x63c6a0584310_0 .var "current_try", 31 0;
v0x63c6a05843f0_0 .net "domain_size", 31 0, L_0x63c6a05a8ec0;  1 drivers
v0x63c6a05844d0_0 .var "error_code", 31 0;
v0x63c6a05845b0_0 .var "error_count", 31 0;
v0x63c6a0584690_0 .var "execution_count", 31 0;
v0x63c6a0584770_0 .var "execution_result", 31 0;
v0x63c6a0584850_0 .net "is_symbolic_code", 0 0, L_0x63c6a05a8aa0;  1 drivers
v0x63c6a0584910_0 .net "pee_error", 0 0, L_0x63c6a05aa760;  1 drivers
v0x63c6a05849d0_0 .net "pee_status", 31 0, L_0x63c6a05aa530;  1 drivers
v0x63c6a0584ab0_0 .net "py_ack", 0 0, L_0x63c6a05a9790;  1 drivers
o0x7f22e0f10e38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0584b70_0 .net "py_code_addr", 31 0, o0x7f22e0f10e38;  0 drivers
o0x7f22e0f10e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0584c50_0 .net "py_req", 0 0, o0x7f22e0f10e68;  0 drivers
v0x63c6a0584d10_0 .net "py_result", 31 0, L_0x63c6a05aa250;  1 drivers
o0x7f22e0f10ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0584df0_0 .net "python_ack", 0 0, o0x7f22e0f10ec8;  0 drivers
v0x63c6a0584eb0_0 .net "python_code_addr", 31 0, L_0x63c6a05a9850;  1 drivers
o0x7f22e0f10f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0584f90_0 .net "python_error", 0 0, o0x7f22e0f10f28;  0 drivers
v0x63c6a0585050_0 .net "python_req", 0 0, L_0x63c6a05a9b80;  1 drivers
o0x7f22e0f10f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0585110_0 .net "python_result", 31 0, o0x7f22e0f10f88;  0 drivers
o0x7f22e0f10fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a05851f0_0 .net "rst_n", 0 0, o0x7f22e0f10fb8;  0 drivers
v0x63c6a05852b0_0 .var "state", 2 0;
o0x7f22e0f11018 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0585390_0 .net "symbolic_ack", 0 0, o0x7f22e0f11018;  0 drivers
o0x7f22e0f11048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0585450_0 .net "symbolic_assignment", 31 0, o0x7f22e0f11048;  0 drivers
v0x63c6a0585530_0 .var "symbolic_count", 31 0;
v0x63c6a0585610_0 .net "symbolic_domain_mask", 31 0, L_0x63c6a05a98c0;  1 drivers
v0x63c6a05856f0_0 .net "symbolic_domain_n", 31 0, L_0x63c6a05a9410;  1 drivers
v0x63c6a05857d0_0 .var "symbolic_domain_size", 31 0;
v0x63c6a05858b0_0 .var "symbolic_mode", 0 0;
v0x63c6a0585970_0 .net "symbolic_req", 0 0, L_0x63c6a05a9ce0;  1 drivers
v0x63c6a0585a30_0 .var "symbolic_var_count", 31 0;
v0x63c6a0585b10_0 .net "symbolic_vars", 31 0, L_0x63c6a05aa110;  1 drivers
v0x63c6a0585bf0_0 .var "timeout_counter", 15 0;
v0x63c6a0585cd0_0 .net "total_combinations", 31 0, L_0x63c6a05a9a50;  1 drivers
v0x63c6a0585db0_0 .net "var_count", 31 0, L_0x63c6a05a8cb0;  1 drivers
E_0x63c6a034daa0 .event posedge, v0x63c6a0584170_0;
E_0x63c6a0568a50/0 .event negedge, v0x63c6a05851f0_0;
E_0x63c6a0568a50/1 .event posedge, v0x63c6a0584170_0;
E_0x63c6a0568a50 .event/or E_0x63c6a0568a50/0, E_0x63c6a0568a50/1;
L_0x63c6a05a8970 .part o0x7f22e0f10e38, 28, 4;
L_0x63c6a05a8aa0 .cmp/eq 4, L_0x63c6a05a8970, L_0x7f22e0ec5a80;
L_0x63c6a05a8bc0 .part o0x7f22e0f10e38, 24, 4;
L_0x63c6a05a8cb0 .concat [ 4 28 0 0], L_0x63c6a05a8bc0, L_0x7f22e0ec5ac8;
L_0x63c6a05a8e20 .part o0x7f22e0f10e38, 20, 4;
L_0x63c6a05a8ec0 .concat [ 4 28 0 0], L_0x63c6a05a8e20, L_0x7f22e0ec5b10;
L_0x63c6a05a9040 .cmp/gt 32, L_0x7f22e0ec5b58, v0x63c6a05857d0_0;
L_0x63c6a05a9160 .part v0x63c6a05857d0_0, 0, 5;
L_0x63c6a05a92d0 .shift/l 32, L_0x7f22e0ec5ba0, L_0x63c6a05a9160;
L_0x63c6a05a9410 .functor MUXZ 32, L_0x7f22e0ec5be8, L_0x63c6a05a92d0, L_0x63c6a05a9040, C4<>;
L_0x63c6a05a95b0 .cmp/eq 32, L_0x63c6a05a9410, L_0x7f22e0ec5c30;
L_0x63c6a05a96f0 .arith/sub 32, L_0x63c6a05a9410, L_0x7f22e0ec5cc0;
L_0x63c6a05a98c0 .functor MUXZ 32, L_0x63c6a05a96f0, L_0x7f22e0ec5c78, L_0x63c6a05a95b0, C4<>;
L_0x63c6a05a9a50 .arith/mult 32, v0x63c6a0585a30_0, L_0x63c6a05a9410;
L_0x63c6a05a9b80 .cmp/eq 3, v0x63c6a05852b0_0, L_0x7f22e0ec5d08;
L_0x63c6a05a9ce0 .cmp/eq 3, v0x63c6a05852b0_0, L_0x7f22e0ec5d50;
L_0x63c6a05a9ee0 .part v0x63c6a0585a30_0, 0, 16;
L_0x63c6a05a9fd0 .part v0x63c6a05857d0_0, 0, 16;
L_0x63c6a05aa110 .concat [ 16 16 0 0], L_0x63c6a05a9fd0, L_0x63c6a05a9ee0;
L_0x63c6a05aa320 .part v0x63c6a0584690_0, 0, 16;
L_0x63c6a05aa070 .part v0x63c6a0585530_0, 0, 16;
L_0x63c6a05aa530 .concat [ 16 16 0 0], L_0x63c6a05aa070, L_0x63c6a05aa320;
L_0x63c6a05aa760 .cmp/ne 32, v0x63c6a05844d0_0, L_0x7f22e0ec5d98;
S_0x63c6a05082c0 .scope module, "thiele_cpu" "thiele_cpu" 7 24;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "logic_req";
    .port_info 15 /OUTPUT 32 "logic_addr";
    .port_info 16 /INPUT 1 "logic_ack";
    .port_info 17 /INPUT 32 "logic_data";
    .port_info 18 /OUTPUT 1 "py_req";
    .port_info 19 /OUTPUT 32 "py_code_addr";
    .port_info 20 /INPUT 1 "py_ack";
    .port_info 21 /INPUT 32 "py_result";
    .port_info 22 /INPUT 32 "instr_data";
    .port_info 23 /OUTPUT 32 "pc";
P_0x63c6a0569790 .param/l "ALU_CTX_MDLACC" 1 7 175, C4<00000001>;
P_0x63c6a05697d0 .param/l "ALU_CTX_ORACLE" 1 7 178, C4<00000100>;
P_0x63c6a0569810 .param/l "ALU_CTX_PDISCOVER1" 1 7 176, C4<00000010>;
P_0x63c6a0569850 .param/l "ALU_CTX_PDISCOVER2" 1 7 177, C4<00000011>;
P_0x63c6a0569890 .param/l "CSR_CERT_ADDR" 1 7 79, C4<00000000>;
P_0x63c6a05698d0 .param/l "CSR_ERROR" 1 7 81, C4<00000010>;
P_0x63c6a0569910 .param/l "CSR_INFO_GAIN" 1 7 84, C4<00000101>;
P_0x63c6a0569950 .param/l "CSR_MDL_OPS" 1 7 83, C4<00000100>;
P_0x63c6a0569990 .param/l "CSR_PARTITION_OPS" 1 7 82, C4<00000011>;
P_0x63c6a05699d0 .param/l "CSR_STATUS" 1 7 80, C4<00000001>;
P_0x63c6a0569a10 .param/l "MAX_MU" 1 7 72, C4<11111111111111111111111111111111>;
P_0x63c6a0569a50 .param/l "NUM_MODULES" 1 7 69, +C4<00000000000000000000000001000000>;
P_0x63c6a0569a90 .param/l "OPCODE_CHSH_TRIAL" 1 8 18, C4<00001001>;
P_0x63c6a0569ad0 .param/l "OPCODE_EMIT" 1 8 23, C4<00001110>;
P_0x63c6a0569b10 .param/l "OPCODE_HALT" 1 8 25, C4<11111111>;
P_0x63c6a0569b50 .param/l "OPCODE_LASSERT" 1 8 12, C4<00000011>;
P_0x63c6a0569b90 .param/l "OPCODE_LJOIN" 1 8 13, C4<00000100>;
P_0x63c6a0569bd0 .param/l "OPCODE_MDLACC" 1 8 14, C4<00000101>;
P_0x63c6a0569c10 .param/l "OPCODE_ORACLE_HALTS" 1 8 24, C4<00001111>;
P_0x63c6a0569c50 .param/l "OPCODE_PDISCOVER" 1 8 15, C4<00000110>;
P_0x63c6a0569c90 .param/l "OPCODE_PMERGE" 1 8 11, C4<00000010>;
P_0x63c6a0569cd0 .param/l "OPCODE_PNEW" 1 8 9, C4<00000000>;
P_0x63c6a0569d10 .param/l "OPCODE_PSPLIT" 1 8 10, C4<00000001>;
P_0x63c6a0569d50 .param/l "OPCODE_PYEXEC" 1 8 17, C4<00001000>;
P_0x63c6a0569d90 .param/l "OPCODE_XFER" 1 8 16, C4<00000111>;
P_0x63c6a0569dd0 .param/l "OPCODE_XOR_ADD" 1 8 20, C4<00001011>;
P_0x63c6a0569e10 .param/l "OPCODE_XOR_LOAD" 1 8 19, C4<00001010>;
P_0x63c6a0569e50 .param/l "OPCODE_XOR_RANK" 1 8 22, C4<00001101>;
P_0x63c6a0569e90 .param/l "OPCODE_XOR_SWAP" 1 8 21, C4<00001100>;
P_0x63c6a0569ed0 .param/l "REGION_SIZE" 1 7 70, +C4<00000000000000000000010000000000>;
P_0x63c6a0569f10 .param/l "STATE_ALU_WAIT" 1 7 168, C4<0111>;
P_0x63c6a0569f50 .param/l "STATE_ALU_WAIT2" 1 7 169, C4<1000>;
P_0x63c6a0569f90 .param/l "STATE_COMPLETE" 1 7 167, C4<0110>;
P_0x63c6a0569fd0 .param/l "STATE_DECODE" 1 7 162, C4<0001>;
P_0x63c6a056a010 .param/l "STATE_EXECUTE" 1 7 163, C4<0010>;
P_0x63c6a056a050 .param/l "STATE_FETCH" 1 7 161, C4<0000>;
P_0x63c6a056a090 .param/l "STATE_LOGIC" 1 7 165, C4<0100>;
P_0x63c6a056a0d0 .param/l "STATE_MEMORY" 1 7 164, C4<0011>;
P_0x63c6a056a110 .param/l "STATE_PDISCOVER_ARM2" 1 7 172, C4<1011>;
P_0x63c6a056a150 .param/l "STATE_PDISCOVER_LAUNCH2" 1 7 171, C4<1010>;
P_0x63c6a056a190 .param/l "STATE_PYTHON" 1 7 166, C4<0101>;
P_0x63c6a056a1d0 .param/l "STATE_RECEIPT_HOLD" 1 7 170, C4<1001>;
L_0x63c6a05aa880 .functor BUFZ 32, v0x63c6a0592380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f22e0f12f08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x63c6a05aa920 .functor BUFZ 32, o0x7f22e0f12f08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05aad50 .functor BUFZ 32, v0x63c6a058f810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05aae20 .functor BUFZ 32, v0x63c6a058faa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05aaf20 .functor BUFZ 32, v0x63c6a058f8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05aaff0 .functor BUFZ 32, v0x63c6a05921c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05ab100 .functor BUFZ 32, v0x63c6a0590d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05ab1a0 .functor BUFZ 32, v0x63c6a0590220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05ab2c0 .functor BUFZ 32, v0x63c6a05914e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x63c6a05abc70 .functor BUFZ 32, v0x63c6a0592380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f22e0ec5de0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x63c6a058eb80_0 .net/2u *"_ivl_26", 3 0, L_0x7f22e0ec5de0;  1 drivers
L_0x7f22e0ec5e70 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x63c6a058ec80_0 .net/2u *"_ivl_32", 3 0, L_0x7f22e0ec5e70;  1 drivers
L_0x7f22e0ec5eb8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a058ed60_0 .net/2u *"_ivl_36", 23 0, L_0x7f22e0ec5eb8;  1 drivers
v0x63c6a058ee50_0 .net *"_ivl_38", 39 0, L_0x63c6a05ab690;  1 drivers
L_0x7f22e0ec5f00 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x63c6a058ef30_0 .net/2u *"_ivl_42", 3 0, L_0x7f22e0ec5f00;  1 drivers
L_0x7f22e0ec5f48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a058f010_0 .net/2u *"_ivl_46", 23 0, L_0x7f22e0ec5f48;  1 drivers
v0x63c6a058f0f0_0 .net *"_ivl_48", 39 0, L_0x63c6a05aba50;  1 drivers
v0x63c6a058f1d0_0 .var "alu_context", 7 0;
v0x63c6a058f2b0_0 .var "alu_return_state", 3 0;
v0x63c6a058f390_0 .net "cert_addr", 31 0, L_0x63c6a05aad50;  1 drivers
o0x7f22e0f11dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a058f470_0 .net "clk", 0 0, o0x7f22e0f11dc8;  0 drivers
v0x63c6a058f510_0 .var "clz8_in", 7 0;
v0x63c6a058f5d0_0 .net "clz8_out", 3 0, v0x63c6a05866c0_0;  1 drivers
v0x63c6a058f670_0 .net "core_status", 31 0, v0x63c6a058d830_0;  1 drivers
v0x63c6a058f740_0 .net "cost_gate_open", 0 0, v0x63c6a058d9c0_0;  1 drivers
v0x63c6a058f810_0 .var "csr_cert_addr", 31 0;
v0x63c6a058f8b0_0 .var "csr_error", 31 0;
v0x63c6a058faa0_0 .var "csr_status", 31 0;
v0x63c6a058fb80_0 .net "current_instr", 31 0, L_0x63c6a05aa920;  1 drivers
v0x63c6a058fc70_0 .var "current_module", 5 0;
v0x63c6a058fd30 .array "data_mem", 255 0, 31 0;
v0x63c6a058fdf0_0 .net "enforcement_active", 0 0, v0x63c6a058dbb0_0;  1 drivers
v0x63c6a058fec0_0 .net "error_code", 31 0, L_0x63c6a05aaf20;  1 drivers
v0x63c6a058ff80_0 .var "even_count", 31 0;
v0x63c6a0590060_0 .var "i", 31 0;
v0x63c6a0590140_0 .net "info_gain", 31 0, L_0x63c6a05ab1a0;  1 drivers
v0x63c6a0590220_0 .var "info_gain_counter", 31 0;
v0x63c6a0590300_0 .var "info_gain_value", 31 0;
v0x63c6a05903e0_0 .net "instr_allowed", 0 0, v0x63c6a058dd50_0;  1 drivers
v0x63c6a05904b0_0 .net "instr_data", 31 0, o0x7f22e0f12f08;  0 drivers
v0x63c6a0590570_0 .var "j", 31 0;
o0x7f22e0f12f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0590650_0 .net "logic_ack", 0 0, o0x7f22e0f12f68;  0 drivers
v0x63c6a0590710_0 .net "logic_addr", 31 0, L_0x63c6a05ab820;  1 drivers
o0x7f22e0f12fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0590a00_0 .net "logic_data", 31 0, o0x7f22e0f12fc8;  0 drivers
v0x63c6a0590ae0_0 .net "logic_req", 0 0, L_0x63c6a05ab4e0;  1 drivers
v0x63c6a0590ba0_0 .var "mdl_cost", 31 0;
v0x63c6a0590c80_0 .net "mdl_ops", 31 0, L_0x63c6a05ab100;  1 drivers
v0x63c6a0590d60_0 .var "mdl_ops_counter", 31 0;
v0x63c6a0590e40_0 .net "mem_addr", 31 0, L_0x63c6a05abc70;  1 drivers
L_0x7f22e0ec6020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x63c6a0590f20_0 .net "mem_en", 0 0, L_0x7f22e0ec6020;  1 drivers
o0x7f22e0f13118 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0590fe0_0 .net "mem_rdata", 31 0, o0x7f22e0f13118;  0 drivers
L_0x7f22e0ec5f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63c6a05910c0_0 .net "mem_wdata", 31 0, L_0x7f22e0ec5f90;  1 drivers
L_0x7f22e0ec5fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63c6a05911a0_0 .net "mem_we", 0 0, L_0x7f22e0ec5fd8;  1 drivers
v0x63c6a0591260_0 .var "module_size", 31 0;
v0x63c6a0591340 .array "module_table", 63 0, 31 0;
v0x63c6a0591400_0 .net "mu", 31 0, L_0x63c6a05ab2c0;  1 drivers
v0x63c6a05914e0_0 .var "mu_accumulator", 31 0;
v0x63c6a05915d0_0 .var "mu_alu_op", 2 0;
v0x63c6a05916a0_0 .var "mu_alu_operand_a", 31 0;
v0x63c6a0591770_0 .var "mu_alu_operand_b", 31 0;
v0x63c6a0591840_0 .net "mu_alu_overflow", 0 0, v0x63c6a058bec0_0;  1 drivers
v0x63c6a0591910_0 .net "mu_alu_ready", 0 0, v0x63c6a058bf80_0;  1 drivers
v0x63c6a05919e0_0 .net "mu_alu_result", 31 0, v0x63c6a058c040_0;  1 drivers
v0x63c6a0591ab0_0 .var "mu_alu_valid", 0 0;
v0x63c6a0591b80_0 .var "next_module_id", 5 0;
v0x63c6a0591c50_0 .var "odd_count", 31 0;
v0x63c6a0591cf0_0 .net "opcode", 7 0, L_0x63c6a05aa9e0;  1 drivers
v0x63c6a0591d90_0 .net "operand_a", 7 0, L_0x63c6a05aaab0;  1 drivers
v0x63c6a0591e70_0 .net "operand_b", 7 0, L_0x63c6a05aab80;  1 drivers
v0x63c6a0591f50_0 .net "operand_cost", 7 0, L_0x63c6a05aac50;  1 drivers
v0x63c6a0592030_0 .net "partition_gate_open", 0 0, v0x63c6a058e250_0;  1 drivers
v0x63c6a0592100_0 .net "partition_ops", 31 0, L_0x63c6a05aaff0;  1 drivers
v0x63c6a05921c0_0 .var "partition_ops_counter", 31 0;
v0x63c6a05922a0_0 .net "pc", 31 0, L_0x63c6a05aa880;  1 drivers
v0x63c6a0592380_0 .var "pc_reg", 31 0;
v0x63c6a0592870_0 .var "pdiscover_mu_next", 31 0;
v0x63c6a0592950_0 .var "proposed_cost", 31 0;
o0x7f22e0f133e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a0592a40_0 .net "py_ack", 0 0, o0x7f22e0f133e8;  0 drivers
v0x63c6a0592ae0_0 .net "py_code_addr", 31 0, L_0x63c6a05abbd0;  1 drivers
v0x63c6a0592bc0_0 .net "py_req", 0 0, L_0x63c6a05ab960;  1 drivers
o0x7f22e0f13478 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x63c6a0592c80_0 .net "py_result", 31 0, o0x7f22e0f13478;  0 drivers
v0x63c6a0592d60_0 .net "receipt_accepted", 0 0, v0x63c6a058e4b0_0;  1 drivers
v0x63c6a0592e30_0 .net "receipt_required", 0 0, v0x63c6a058e680_0;  1 drivers
v0x63c6a0592f00_0 .var "receipt_valid", 0 0;
v0x63c6a0592fd0_0 .var "receipt_value", 31 0;
v0x63c6a05930a0 .array "reg_file", 31 0, 31 0;
v0x63c6a0593140_0 .var "region_size", 31 0;
v0x63c6a05931e0 .array "region_table", 65535 0, 31 0;
o0x7f22e0f12128 .functor BUFZ 1, C4<z>; HiZ drive
v0x63c6a05932a0_0 .net "rst_n", 0 0, o0x7f22e0f12128;  0 drivers
v0x63c6a0593390_0 .var "size_a", 31 0;
v0x63c6a0593470_0 .var "size_b", 31 0;
v0x63c6a0593550_0 .var "state", 3 0;
v0x63c6a0593630_0 .net "status", 31 0, L_0x63c6a05aae20;  1 drivers
v0x63c6a0593710_0 .var "total_size", 31 0;
L_0x63c6a05aa9e0 .part L_0x63c6a05aa920, 24, 8;
L_0x63c6a05aaab0 .part L_0x63c6a05aa920, 16, 8;
L_0x63c6a05aab80 .part L_0x63c6a05aa920, 8, 8;
L_0x63c6a05aac50 .part L_0x63c6a05aa920, 0, 8;
L_0x63c6a05ab360 .cmp/eq 4, v0x63c6a0593550_0, L_0x7f22e0ec5de0;
L_0x63c6a05ab4e0 .cmp/eq 4, v0x63c6a0593550_0, L_0x7f22e0ec5e70;
L_0x63c6a05ab690 .concat [ 8 8 24 0], L_0x63c6a05aab80, L_0x63c6a05aaab0, L_0x7f22e0ec5eb8;
L_0x63c6a05ab820 .part L_0x63c6a05ab690, 0, 32;
L_0x63c6a05ab960 .cmp/eq 4, v0x63c6a0593550_0, L_0x7f22e0ec5f00;
L_0x63c6a05aba50 .concat [ 8 8 24 0], L_0x63c6a05aab80, L_0x63c6a05aaab0, L_0x7f22e0ec5f48;
L_0x63c6a05abbd0 .part L_0x63c6a05aba50, 0, 32;
S_0x63c6a05860b0 .scope autofunction.vec4.u32, "ceil_log2_8" "ceil_log2_8" 7 943, 7 943 0, S_0x63c6a05082c0;
 .timescale -9 -12;
; Variable ceil_log2_8 is vec4 return value of scope S_0x63c6a05860b0
v0x63c6a0586360_0 .var/i "x", 31 0;
TD_thiele_cpu.ceil_log2_8 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.22, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.24, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.26, 5;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.28, 5;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.30, 5;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.32, 5;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.34, 5;
    %pushi/vec4 6, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x63c6a0586360_0;
    %cmpi/s 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.36, 5;
    %pushi/vec4 7, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.37;
T_7.36 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
T_7.37 ;
T_7.35 ;
T_7.33 ;
T_7.31 ;
T_7.29 ;
T_7.27 ;
T_7.25 ;
T_7.23 ;
    %end;
S_0x63c6a0586440 .scope module, "clz8_inst" "clz8" 7 940, 7 979 0, S_0x63c6a05082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 4 "out";
v0x63c6a05866c0_0 .var "out", 3 0;
v0x63c6a05867c0_0 .net "x", 7 0, v0x63c6a058f510_0;  1 drivers
E_0x63c6a0586640 .event anyedge, v0x63c6a05867c0_0;
S_0x63c6a0586900 .scope task, "execute_emit" "execute_emit" 7 806, 7 806 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0586ae0_0 .var "value_a", 7 0;
v0x63c6a0586ba0_0 .var "value_b", 7 0;
TD_thiele_cpu.execute_emit ;
    %load/vec4 v0x63c6a0590220_0;
    %load/vec4 v0x63c6a0586ba0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x63c6a0590220_0, 0;
    %load/vec4 v0x63c6a0586ae0_0;
    %load/vec4 v0x63c6a0586ba0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a0586c80 .scope task, "execute_ljoin" "execute_ljoin" 7 727, 7 727 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0586e60_0 .var "cert_a", 7 0;
v0x63c6a0586f60_0 .var "cert_b", 7 0;
TD_thiele_cpu.execute_ljoin ;
    %load/vec4 v0x63c6a0586e60_0;
    %load/vec4 v0x63c6a0586f60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x63c6a058f810_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a0587040 .scope task, "execute_mdlacc" "execute_mdlacc" 7 738, 7 738 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0587710_0 .var "module_id", 7 0;
TD_thiele_cpu.execute_mdlacc ;
    %load/vec4 v0x63c6a0587710_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_10.38, 5;
    %ix/getv 4, v0x63c6a0587710_0;
    %load/vec4a v0x63c6a0591340, 4;
    %store/vec4 v0x63c6a0591260_0, 0, 32;
    %load/vec4 v0x63c6a0591260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.40, 5;
    %fork t_1, S_0x63c6a0587270;
    %jmp t_0;
    .scope S_0x63c6a0587270;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0587650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0587570_0, 0, 32;
T_10.42 ;
    %load/vec4 v0x63c6a0587570_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.43, 5;
    %load/vec4 v0x63c6a0587570_0;
    %load/vec4 v0x63c6a0591260_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_10.46, 5;
    %load/vec4 v0x63c6a0587650_0;
    %load/vec4 v0x63c6a0587710_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0587570_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05931e0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %load/vec4 v0x63c6a0587710_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0587570_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05931e0, 4;
    %store/vec4 v0x63c6a0587650_0, 0, 32;
T_10.44 ;
    %load/vec4 v0x63c6a0587570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0587570_0, 0, 32;
    %jmp T_10.42;
T_10.43 ;
    %alloc S_0x63c6a05860b0;
    %load/vec4 v0x63c6a0587650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0586360_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.ceil_log2_8, S_0x63c6a05860b0;
    %free S_0x63c6a05860b0;
    %store/vec4 v0x63c6a0587470_0, 0, 32;
    %load/vec4 v0x63c6a0587470_0;
    %load/vec4 v0x63c6a0591260_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x63c6a0590ba0_0, 0, 32;
    %end;
    .scope S_0x63c6a0587040;
t_0 %join;
    %jmp T_10.41;
T_10.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590ba0_0, 0, 32;
T_10.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a05915d0_0, 0;
    %load/vec4 v0x63c6a05914e0_0;
    %assign/vec4 v0x63c6a05916a0_0, 0;
    %load/vec4 v0x63c6a0590ba0_0;
    %assign/vec4 v0x63c6a0591770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0591ab0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x63c6a058f1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a058f2b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_10.39;
T_10.38 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_10.39 ;
    %end;
S_0x63c6a0587270 .scope begin, "$unm_blk_85" "$unm_blk_85" 7 746, 7 746 0, S_0x63c6a0587040;
 .timescale -9 -12;
v0x63c6a0587470_0 .var/i "bit_length", 31 0;
v0x63c6a0587570_0 .var/i "k", 31 0;
v0x63c6a0587650_0 .var/i "max_element", 31 0;
S_0x63c6a0587810 .scope task, "execute_oracle_halts" "execute_oracle_halts" 7 876, 7 876 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a05879f0_0 .var "desc_ptr_a", 7 0;
v0x63c6a0587af0_0 .var "desc_ptr_b", 7 0;
TD_thiele_cpu.execute_oracle_halts ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a05915d0_0, 0;
    %load/vec4 v0x63c6a05914e0_0;
    %assign/vec4 v0x63c6a05916a0_0, 0;
    %pushi/vec4 1000000, 0, 32;
    %assign/vec4 v0x63c6a0591770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0591ab0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x63c6a058f1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a058f2b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %end;
S_0x63c6a0587bd0 .scope task, "execute_pdiscover" "execute_pdiscover" 7 784, 7 784 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0587db0_0 .var "after_count", 7 0;
v0x63c6a0587eb0_0 .var "before_count", 7 0;
TD_thiele_cpu.execute_pdiscover ;
    %load/vec4 v0x63c6a0587eb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_12.50, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a0587db0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.50;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.49, 9;
    %load/vec4 v0x63c6a0587db0_0;
    %load/vec4 v0x63c6a0587eb0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_12.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.47, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63c6a05915d0_0, 0;
    %load/vec4 v0x63c6a0587eb0_0;
    %pad/u 32;
    %assign/vec4 v0x63c6a05916a0_0, 0;
    %load/vec4 v0x63c6a0587db0_0;
    %pad/u 32;
    %assign/vec4 v0x63c6a0591770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0591ab0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x63c6a058f1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a058f2b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_12.48;
T_12.47 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_12.48 ;
    %end;
S_0x63c6a0587f90 .scope task, "execute_pmerge" "execute_pmerge" 7 683, 7 683 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0588170_0 .var "module_a", 7 0;
v0x63c6a0588270_0 .var "module_b", 7 0;
TD_thiele_cpu.execute_pmerge ;
    %load/vec4 v0x63c6a0588170_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_13.54, 5;
    %load/vec4 v0x63c6a0588270_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_13.54;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.53, 9;
    %load/vec4 v0x63c6a0588170_0;
    %load/vec4 v0x63c6a0588270_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.51, 8;
    %ix/getv 4, v0x63c6a0588170_0;
    %load/vec4a v0x63c6a0591340, 4;
    %store/vec4 v0x63c6a0593390_0, 0, 32;
    %ix/getv 4, v0x63c6a0588270_0;
    %load/vec4a v0x63c6a0591340, 4;
    %store/vec4 v0x63c6a0593470_0, 0, 32;
    %load/vec4 v0x63c6a0593390_0;
    %load/vec4 v0x63c6a0593470_0;
    %add;
    %store/vec4 v0x63c6a0593710_0, 0, 32;
    %load/vec4 v0x63c6a0593710_0;
    %cmpi/u 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_13.57 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_13.58, 5;
    %load/vec4 v0x63c6a0590060_0;
    %load/vec4 v0x63c6a0593390_0;
    %cmp/u;
    %jmp/0xz  T_13.59, 5;
    %load/vec4 v0x63c6a0588170_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05931e0, 4;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
T_13.59 ;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_13.57;
T_13.58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_13.61 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_13.62, 5;
    %load/vec4 v0x63c6a0590060_0;
    %load/vec4 v0x63c6a0593470_0;
    %cmp/u;
    %jmp/0xz  T_13.63, 5;
    %load/vec4 v0x63c6a0588270_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05931e0, 4;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0590060_0;
    %load/vec4 v0x63c6a0593390_0;
    %add;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
T_13.63 ;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_13.61;
T_13.62 ;
    %load/vec4 v0x63c6a0593710_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63c6a0588170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63c6a0588270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %load/vec4 v0x63c6a0591b80_0;
    %assign/vec4 v0x63c6a058fc70_0, 0;
    %load/vec4 v0x63c6a0591b80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63c6a0591b80_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a05921c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05921c0_0, 0;
    %jmp T_13.56;
T_13.55 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_13.56 ;
    %jmp T_13.52;
T_13.51 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_13.52 ;
    %end;
S_0x63c6a0588350 .scope task, "execute_pnew" "execute_pnew" 7 573, 7 573 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a05888c0_0 .var "region_spec_a", 7 0;
v0x63c6a05889c0_0 .var "region_spec_b", 7 0;
TD_thiele_cpu.execute_pnew ;
    %fork t_3, S_0x63c6a0588530;
    %jmp t_2;
    .scope S_0x63c6a0588530;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a05886e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a05887e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_14.65 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_14.66, 5;
    %load/vec4 v0x63c6a0590060_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_14.67, 5;
    %ix/getv 4, v0x63c6a0590060_0;
    %load/vec4a v0x63c6a0591340, 4;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.71, 4;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05931e0, 4;
    %load/vec4 v0x63c6a05888c0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.69, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x63c6a05886e0_0, 0, 32;
    %load/vec4 v0x63c6a0590060_0;
    %store/vec4 v0x63c6a05887e0_0, 0, 32;
T_14.69 ;
T_14.67 ;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_14.65;
T_14.66 ;
    %load/vec4 v0x63c6a05886e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.72, 4;
    %load/vec4 v0x63c6a05887e0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x63c6a058fc70_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %vpi_call/w 7 599 "$display", "PNEW dedup: region={%0d} -> module %0d", v0x63c6a05888c0_0, v0x63c6a05887e0_0 {0 0 0};
    %jmp T_14.73;
T_14.72 ;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_14.74, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %load/vec4 v0x63c6a05888c0_0;
    %pad/u 32;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_14.76 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_14.77, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_14.76;
T_14.77 ;
    %load/vec4 v0x63c6a0591b80_0;
    %assign/vec4 v0x63c6a058fc70_0, 0;
    %load/vec4 v0x63c6a0591b80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63c6a0591b80_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a05921c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05921c0_0, 0;
    %vpi_call/w 7 611 "$display", "PNEW new: region={%0d} -> module %0d", v0x63c6a05888c0_0, v0x63c6a0591b80_0 {0 0 0};
    %jmp T_14.75;
T_14.74 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_14.75 ;
T_14.73 ;
    %end;
    .scope S_0x63c6a0588350;
t_2 %join;
    %end;
S_0x63c6a0588530 .scope begin, "$unm_blk_58" "$unm_blk_58" 7 576, 7 576 0, S_0x63c6a0588350;
 .timescale -9 -12;
v0x63c6a05886e0_0 .var/i "found", 31 0;
v0x63c6a05887e0_0 .var/i "found_id", 31 0;
S_0x63c6a0588aa0 .scope task, "execute_psplit" "execute_psplit" 7 618, 7 618 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0588c80_0 .var "element_value", 31 0;
v0x63c6a0588d80_0 .var "matches_predicate", 0 0;
v0x63c6a0588e40_0 .var "module_id", 7 0;
v0x63c6a0588f30_0 .var "pred_mode", 1 0;
v0x63c6a0589010_0 .var "pred_param", 5 0;
v0x63c6a0589140_0 .var "predicate", 7 0;
TD_thiele_cpu.execute_psplit ;
    %load/vec4 v0x63c6a0588e40_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_15.80, 5;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.80;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.78, 8;
    %ix/getv 4, v0x63c6a0588e40_0;
    %load/vec4a v0x63c6a0591340, 4;
    %store/vec4 v0x63c6a0593140_0, 0, 32;
    %load/vec4 v0x63c6a0589140_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0x63c6a0588f30_0, 0, 2;
    %load/vec4 v0x63c6a0589140_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x63c6a0589010_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a058ff80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0591c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_15.81 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_15.82, 5;
    %load/vec4 v0x63c6a0590060_0;
    %load/vec4 v0x63c6a0593140_0;
    %cmp/u;
    %jmp/0xz  T_15.83, 5;
    %load/vec4 v0x63c6a0588e40_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05931e0, 4;
    %store/vec4 v0x63c6a0588c80_0, 0, 32;
    %load/vec4 v0x63c6a0588f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.85, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.86, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.87, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.88, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63c6a0588d80_0, 0, 1;
    %jmp T_15.90;
T_15.85 ;
    %load/vec4 v0x63c6a0588c80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x63c6a0589010_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x63c6a0588d80_0, 0, 1;
    %jmp T_15.90;
T_15.86 ;
    %load/vec4 v0x63c6a0589010_0;
    %pad/u 32;
    %load/vec4 v0x63c6a0588c80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x63c6a0588d80_0, 0, 1;
    %jmp T_15.90;
T_15.87 ;
    %load/vec4 v0x63c6a0588c80_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x63c6a0589010_0;
    %shiftl 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x63c6a0588d80_0, 0, 1;
    %jmp T_15.90;
T_15.88 ;
    %load/vec4 v0x63c6a0589010_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x63c6a0589010_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.91, 8;
    %load/vec4 v0x63c6a0588c80_0;
    %load/vec4 v0x63c6a0589010_0;
    %pad/u 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_15.92, 8;
T_15.91 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.92, 8;
 ; End of false expr.
    %blend;
T_15.92;
    %store/vec4 v0x63c6a0588d80_0, 0, 1;
    %jmp T_15.90;
T_15.90 ;
    %pop/vec4 1;
    %load/vec4 v0x63c6a0588d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.93, 8;
    %load/vec4 v0x63c6a0588c80_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x63c6a058ff80_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
    %load/vec4 v0x63c6a058ff80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a058ff80_0, 0, 32;
    %jmp T_15.94;
T_15.93 ;
    %load/vec4 v0x63c6a0588c80_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x63c6a0591c50_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
    %load/vec4 v0x63c6a0591c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0591c50_0, 0, 32;
T_15.94 ;
T_15.83 ;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_15.81;
T_15.82 ;
    %load/vec4 v0x63c6a058ff80_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %load/vec4 v0x63c6a0591c50_0;
    %load/vec4 v0x63c6a0591b80_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63c6a0588e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %load/vec4 v0x63c6a0591b80_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x63c6a0591b80_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a05921c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05921c0_0, 0;
    %jmp T_15.79;
T_15.78 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_15.79 ;
    %end;
S_0x63c6a0589220 .scope task, "execute_xfer" "execute_xfer" 7 817, 7 817 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0589400_0 .var "dest", 7 0;
v0x63c6a0589500_0 .var "src", 7 0;
TD_thiele_cpu.execute_xfer ;
    %load/vec4 v0x63c6a0589500_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05930a0, 4;
    %load/vec4 v0x63c6a0589400_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a05895e0 .scope task, "execute_xor_add" "execute_xor_add" 7 840, 7 840 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a05897c0_0 .var "dest", 7 0;
v0x63c6a05898c0_0 .var "src", 7 0;
TD_thiele_cpu.execute_xor_add ;
    %load/vec4 v0x63c6a05897c0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05930a0, 4;
    %load/vec4 v0x63c6a05898c0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05930a0, 4;
    %xor;
    %load/vec4 v0x63c6a05897c0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a05899a0 .scope task, "execute_xor_load" "execute_xor_load" 7 831, 7 831 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0589b80_0 .var "addr", 7 0;
v0x63c6a0589c80_0 .var "dest", 7 0;
TD_thiele_cpu.execute_xor_load ;
    %load/vec4 v0x63c6a0589b80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x63c6a058fd30, 4;
    %load/vec4 v0x63c6a0589c80_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a0589d60 .scope task, "execute_xor_rank" "execute_xor_rank" 7 859, 7 859 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a0589f40_0 .var "cnt", 31 0;
v0x63c6a058a040_0 .var "dest", 7 0;
v0x63c6a058a120_0 .var/i "k", 31 0;
v0x63c6a058a1e0_0 .var "src", 7 0;
v0x63c6a058a2c0_0 .var "v", 31 0;
TD_thiele_cpu.execute_xor_rank ;
    %load/vec4 v0x63c6a058a1e0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05930a0, 4;
    %store/vec4 v0x63c6a058a2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0589f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a058a120_0, 0, 32;
T_19.95 ;
    %load/vec4 v0x63c6a058a120_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.96, 5;
    %load/vec4 v0x63c6a0589f40_0;
    %load/vec4 v0x63c6a058a2c0_0;
    %load/vec4 v0x63c6a058a120_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x63c6a0589f40_0, 0, 32;
    %load/vec4 v0x63c6a058a120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a058a120_0, 0, 32;
    %jmp T_19.95;
T_19.96 ;
    %load/vec4 v0x63c6a0589f40_0;
    %load/vec4 v0x63c6a058a040_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %load/vec4 v0x63c6a0589f40_0;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a058a3f0 .scope task, "execute_xor_swap" "execute_xor_swap" 7 849, 7 849 0, S_0x63c6a05082c0;
 .timescale -9 -12;
v0x63c6a058a5d0_0 .var "a", 7 0;
v0x63c6a058a6d0_0 .var "b", 7 0;
TD_thiele_cpu.execute_xor_swap ;
    %load/vec4 v0x63c6a058a6d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05930a0, 4;
    %load/vec4 v0x63c6a058a5d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %load/vec4 v0x63c6a058a5d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x63c6a05930a0, 4;
    %load/vec4 v0x63c6a058a6d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %end;
S_0x63c6a058a7b0 .scope module, "mu_alu_inst" "mu_alu" 7 904, 9 22 0, S_0x63c6a05082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "overflow";
P_0x63c6a058a990 .param/l "OP_ADD" 1 9 48, C4<000>;
P_0x63c6a058a9d0 .param/l "OP_DIV" 1 9 51, C4<011>;
P_0x63c6a058aa10 .param/l "OP_INFO_GAIN" 1 9 53, C4<101>;
P_0x63c6a058aa50 .param/l "OP_LOG2" 1 9 52, C4<100>;
P_0x63c6a058aa90 .param/l "OP_MUL" 1 9 50, C4<010>;
P_0x63c6a058aad0 .param/l "OP_SUB" 1 9 49, C4<001>;
P_0x63c6a058ab10 .param/l "Q16_MAX" 1 9 44, C4<01111111111111111111111111111111>;
P_0x63c6a058ab50 .param/l "Q16_MIN" 1 9 45, +C4<10000000000000000000000000000000>;
P_0x63c6a058ab90 .param/l "Q16_ONE" 1 9 43, C4<00000000000000010000000000000000>;
P_0x63c6a058abd0 .param/l "Q16_SHIFT" 1 9 42, +C4<00000000000000000000000000010000>;
v0x63c6a058b160_0 .net "clk", 0 0, o0x7f22e0f11dc8;  alias, 0 drivers
v0x63c6a058b240_0 .var/s "div_temp", 63 0;
v0x63c6a058b320_0 .var "frac_log", 31 0;
v0x63c6a058b410_0 .var "frac_part", 31 0;
v0x63c6a058b4f0_0 .var "highest_bit", 5 0;
v0x63c6a058b620_0 .var/s "integer_log2", 31 0;
v0x63c6a058b700_0 .var "leading_zeros", 5 0;
v0x63c6a058b7e0_0 .var "log2_input", 31 0;
v0x63c6a058b8c0 .array "log2_lut", 255 0, 31 0;
v0x63c6a058b980_0 .var "lut_index", 7 0;
v0x63c6a058ba60_0 .var/s "mul_temp", 63 0;
v0x63c6a058bb40_0 .var "normalized", 31 0;
v0x63c6a058bc20_0 .net "op", 2 0, v0x63c6a05915d0_0;  1 drivers
v0x63c6a058bd00_0 .net "operand_a", 31 0, v0x63c6a05916a0_0;  1 drivers
v0x63c6a058bde0_0 .net "operand_b", 31 0, v0x63c6a0591770_0;  1 drivers
v0x63c6a058bec0_0 .var "overflow", 0 0;
v0x63c6a058bf80_0 .var "ready", 0 0;
v0x63c6a058c040_0 .var "result", 31 0;
v0x63c6a058c120_0 .var/s "result_temp", 31 0;
v0x63c6a058c200_0 .net "rst_n", 0 0, o0x7f22e0f12128;  alias, 0 drivers
v0x63c6a058c2c0_0 .var/s "shift_amount", 31 0;
v0x63c6a058c3a0_0 .var "state", 5 0;
v0x63c6a058c480_0 .var "temp_result", 31 0;
v0x63c6a058c560_0 .net "valid", 0 0, v0x63c6a0591ab0_0;  1 drivers
E_0x63c6a058b100/0 .event negedge, v0x63c6a058c200_0;
E_0x63c6a058b100/1 .event posedge, v0x63c6a058b160_0;
E_0x63c6a058b100 .event/or E_0x63c6a058b100/0, E_0x63c6a058b100/1;
S_0x63c6a058c740 .scope module, "mu_core_inst" "mu_core" 7 917, 10 25 0, S_0x63c6a05082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "instr_valid";
    .port_info 4 /OUTPUT 1 "instr_allowed";
    .port_info 5 /OUTPUT 1 "receipt_required";
    .port_info 6 /INPUT 32 "current_mu_cost";
    .port_info 7 /INPUT 32 "proposed_cost";
    .port_info 8 /INPUT 6 "partition_count";
    .port_info 9 /INPUT 32 "memory_isolation";
    .port_info 10 /INPUT 32 "receipt_value";
    .port_info 11 /INPUT 1 "receipt_valid";
    .port_info 12 /OUTPUT 1 "receipt_accepted";
    .port_info 13 /OUTPUT 1 "cost_gate_open";
    .port_info 14 /OUTPUT 1 "partition_gate_open";
    .port_info 15 /OUTPUT 32 "core_status";
    .port_info 16 /OUTPUT 1 "enforcement_active";
P_0x63c6a058c9e0 .param/l "OPCODE_MDLACC" 1 10 63, C4<00000101>;
P_0x63c6a058ca20 .param/l "OPCODE_PDISCOVER" 1 10 62, C4<00000110>;
P_0x63c6a058ca60 .param/l "OPCODE_PMERGE" 1 10 61, C4<00000010>;
P_0x63c6a058caa0 .param/l "OPCODE_PNEW" 1 10 59, C4<00000000>;
P_0x63c6a058cae0 .param/l "OPCODE_PSPLIT" 1 10 60, C4<00000001>;
P_0x63c6a058cb20 .param/l "STATUS_ALLOWED" 1 10 68, C4<00000000000000000000000000000010>;
P_0x63c6a058cb60 .param/l "STATUS_CHECKING" 1 10 67, C4<00000000000000000000000000000001>;
P_0x63c6a058cba0 .param/l "STATUS_DENIED_COST" 1 10 69, C4<00000000000000000000000000000011>;
P_0x63c6a058cbe0 .param/l "STATUS_DENIED_ISO" 1 10 70, C4<00000000000000000000000000000100>;
P_0x63c6a058cc20 .param/l "STATUS_IDLE" 1 10 66, C4<00000000000000000000000000000000>;
P_0x63c6a058cc60 .param/l "STATUS_RECEIPT_OK" 1 10 71, C4<00000000000000000000000000000101>;
v0x63c6a058d740_0 .net "clk", 0 0, o0x7f22e0f11dc8;  alias, 0 drivers
v0x63c6a058d830_0 .var "core_status", 31 0;
v0x63c6a058d8f0_0 .var "cost_decreasing", 0 0;
v0x63c6a058d9c0_0 .var "cost_gate_open", 0 0;
v0x63c6a058da80_0 .net "current_mu_cost", 31 0, v0x63c6a05914e0_0;  1 drivers
v0x63c6a058dbb0_0 .var "enforcement_active", 0 0;
v0x63c6a058dc70_0 .var "expected_cost", 31 0;
v0x63c6a058dd50_0 .var "instr_allowed", 0 0;
v0x63c6a058de10_0 .net "instr_valid", 0 0, L_0x63c6a05ab360;  1 drivers
v0x63c6a058ded0_0 .net "instruction", 31 0, L_0x63c6a05aa920;  alias, 1 drivers
v0x63c6a058dfb0_0 .var "last_instruction", 31 0;
L_0x7f22e0ec5e28 .functor BUFT 1, C4<11001010111111101011101010111110>, C4<0>, C4<0>, C4<0>;
v0x63c6a058e090_0 .net "memory_isolation", 31 0, L_0x7f22e0ec5e28;  1 drivers
v0x63c6a058e170_0 .net "partition_count", 5 0, v0x63c6a0591b80_0;  1 drivers
v0x63c6a058e250_0 .var "partition_gate_open", 0 0;
v0x63c6a058e310_0 .var "partition_independent", 0 0;
v0x63c6a058e3d0_0 .net "proposed_cost", 31 0, v0x63c6a0592950_0;  1 drivers
v0x63c6a058e4b0_0 .var "receipt_accepted", 0 0;
v0x63c6a058e680_0 .var "receipt_required", 0 0;
v0x63c6a058e740_0 .net "receipt_valid", 0 0, v0x63c6a0592f00_0;  1 drivers
v0x63c6a058e800_0 .net "receipt_value", 31 0, v0x63c6a0592fd0_0;  1 drivers
v0x63c6a058e8e0_0 .net "rst_n", 0 0, o0x7f22e0f12128;  alias, 0 drivers
S_0x63c6a058d1b0 .scope function.vec4.s1, "check_partition_independence" "check_partition_independence" 10 191, 10 191 0, S_0x63c6a058c740;
 .timescale -9 -12;
; Variable check_partition_independence is vec4 return value of scope S_0x63c6a058d1b0
v0x63c6a058d490_0 .var "instr", 31 0;
v0x63c6a058d570_0 .var "mem_iso", 31 0;
v0x63c6a058d660_0 .var "part_count", 5 0;
TD_thiele_cpu.mu_core_inst.check_partition_independence ;
    %load/vec4 v0x63c6a058d490_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.97, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.98, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_21.99, 6;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.97 ;
    %load/vec4 v0x63c6a058d660_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.98 ;
    %load/vec4 v0x63c6a058d490_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x63c6a058d660_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_21.102, 5;
    %load/vec4 v0x63c6a058d660_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.102;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.99 ;
    %load/vec4 v0x63c6a058d490_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x63c6a058d660_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_21.104, 5;
    %load/vec4 v0x63c6a058d490_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x63c6a058d660_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_21.104;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.103, 8;
    %load/vec4 v0x63c6a058d490_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x63c6a058d490_0;
    %parti/s 8, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.103;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.101 ;
    %pop/vec4 1;
    %retload/vec4 0; Load check_partition_independence (draw_signal_vec4)
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.105, 8;
    %load/vec4 v0x63c6a058d570_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.105;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %end;
    .scope S_0x63c6a0506ff0;
T_22 ;
    %wait E_0x63c6a03cebe0;
    %load/vec4 v0x63c6a05798c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a05789b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63c6a0579a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0579110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63c6a0578d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05797e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0578c30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x63c6a0579980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v0x63c6a0579720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.12, 9;
    %load/vec4 v0x63c6a05789b0_0;
    %nor/r;
    %and;
T_22.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %load/vec4 v0x63c6a0579560_0;
    %assign/vec4 v0x63c6a0579030_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x63c6a0579a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0579110_0, 0;
T_22.10 ;
    %jmp T_22.9;
T_22.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v0x63c6a0579a60_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x63c6a0579a60_0, 0;
    %load/vec4 v0x63c6a0579b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %load/vec4 v0x63c6a0579e80_0;
    %assign/vec4 v0x63c6a05797e0_0, 0;
    %load/vec4 v0x63c6a0579c00_0;
    %assign/vec4 v0x63c6a0578c30_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x63c6a0579a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.15, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %pushi/vec4 8193, 0, 32;
    %assign/vec4 v0x63c6a0579110_0, 0;
T_22.15 ;
T_22.14 ;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x63c6a0579f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %jmp T_22.18;
T_22.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
T_22.18 ;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x63c6a0578d10_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_22.19, 5;
    %load/vec4 v0x63c6a0578c30_0;
    %load/vec4 v0x63c6a0578d10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0578df0, 0, 4;
    %load/vec4 v0x63c6a0578d10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x63c6a0578d10_0, 0;
T_22.19 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a05789b0_0, 0;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x63c6a0579720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.21, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a0579980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a05789b0_0, 0;
T_22.21 ;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x63c6a0507340;
T_23 ;
    %wait E_0x63c6a03cf0d0;
    %load/vec4 v0x63c6a057c3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a057c1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a057b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a057b460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a057b7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a057c2c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a057b8b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x63c6a057bcd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v0x63c6a057b460_0;
    %nor/r;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x63c6a057c100_0;
    %load/vec4 v0x63c6a057bd90_0;
    %store/vec4 v0x63c6a057a530_0, 0, 1;
    %store/vec4 v0x63c6a057a790_0, 0, 32;
    %callf/vec4 TD_mau.calculate_mdl_cost, S_0x63c6a057a280;
    %assign/vec4 v0x63c6a057b6f0_0, 0;
    %load/vec4 v0x63c6a057bf10_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_23.5, 5;
    %load/vec4 v0x63c6a057c100_0;
    %load/vec4 v0x63c6a057bf10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a057be50, 0, 4;
    %load/vec4 v0x63c6a057bd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.8, 8;
T_23.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.8, 8;
 ; End of false expr.
    %blend;
T_23.8;
    %load/vec4 v0x63c6a057bf10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a057b630, 0, 4;
T_23.5 ;
    %load/vec4 v0x63c6a057c1e0_0;
    %load/vec4 v0x63c6a057b6f0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.9, 5;
    %pushi/vec4 12289, 0, 32;
    %assign/vec4 v0x63c6a057b7d0_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0x63c6a057bf10_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.11, 5;
    %pushi/vec4 12290, 0, 32;
    %assign/vec4 v0x63c6a057b7d0_0, 0;
    %jmp T_23.12;
T_23.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a057b7d0_0, 0;
    %load/vec4 v0x63c6a057c1e0_0;
    %load/vec4 v0x63c6a057b6f0_0;
    %add;
    %assign/vec4 v0x63c6a057c1e0_0, 0;
    %load/vec4 v0x63c6a057c2c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a057c2c0_0, 0;
T_23.12 ;
T_23.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a057b460_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x63c6a057bcd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.15, 9;
    %load/vec4 v0x63c6a057b460_0;
    %and;
T_23.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a057b460_0, 0;
T_23.13 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x63c6a0507340;
T_24 ;
    %wait E_0x63c6a03cf0d0;
    %load/vec4 v0x63c6a057c3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a057b8b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x63c6a057b8b0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_24.2, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a057b8b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a057be50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x63c6a057b8b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a057b630, 0, 4;
    %load/vec4 v0x63c6a057b8b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63c6a057b8b0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x63c6a0507720;
T_25 ;
    %wait E_0x63c6a03cec20;
    %load/vec4 v0x63c6a0582490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0580c10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a0581610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63c6a05816f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x63c6a0581030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x63c6a0580b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0580c10_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0580c10_0, 0;
    %load/vec4 v0x63c6a0581bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 4097, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x63c6a0581d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 4100, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x63c6a0582170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 4098, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 4099, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
T_25.11 ;
T_25.9 ;
T_25.7 ;
T_25.5 ;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0580c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0581370_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x63c6a0507720;
T_26 ;
    %wait E_0x63c6a03cec20;
    %load/vec4 v0x63c6a0582490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a0581610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63c6a05816f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_26.2, 5;
    %load/vec4 v0x63c6a05816f0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x63c6a05816f0_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0581ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x63c6a05816f0_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05820b0, 0, 4;
    %load/vec4 v0x63c6a05816f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x63c6a05816f0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0581cb0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63c6a05816f0_0, 0;
    %load/vec4 v0x63c6a0581610_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63c6a0581610_0, 0;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x63c6a0507720;
T_27 ;
    %wait E_0x63c6a03cec20;
    %load/vec4 v0x63c6a0582490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a0581610_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_27.2, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0582310, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x63c6a0581610_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05823d0, 0, 4;
    %load/vec4 v0x63c6a0581610_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63c6a0581610_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x63c6a0507ee0;
T_28 ;
    %wait E_0x63c6a0568a50;
    %load/vec4 v0x63c6a05851f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0583fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x63c6a0585bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05844d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0584770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0585a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05857d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a05858b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0584690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0585530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05845b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x63c6a05852b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v0x63c6a0584c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.12, 9;
    %load/vec4 v0x63c6a0583fd0_0;
    %nor/r;
    %and;
T_28.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x63c6a0584b70_0;
    %assign/vec4 v0x63c6a0584230_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x63c6a0585bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05844d0_0, 0;
    %load/vec4 v0x63c6a0584850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a05858b0_0, 0;
    %load/vec4 v0x63c6a0585db0_0;
    %assign/vec4 v0x63c6a0585a30_0, 0;
    %load/vec4 v0x63c6a05843f0_0;
    %assign/vec4 v0x63c6a05857d0_0, 0;
    %jmp T_28.14;
T_28.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a05858b0_0, 0;
T_28.14 ;
T_28.10 ;
    %jmp T_28.9;
T_28.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %jmp T_28.9;
T_28.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %jmp T_28.9;
T_28.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v0x63c6a0585bf0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x63c6a0585bf0_0, 0;
    %load/vec4 v0x63c6a05858b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.17, 9;
    %load/vec4 v0x63c6a0585390_0;
    %jmp/1 T_28.18, 9;
T_28.17 ; End of true expr.
    %load/vec4 v0x63c6a0584df0_0;
    %jmp/0 T_28.18, 9;
 ; End of false expr.
    %blend;
T_28.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %load/vec4 v0x63c6a05858b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.19, 8;
    %load/vec4 v0x63c6a0585450_0;
    %assign/vec4 v0x63c6a0584770_0, 0;
    %load/vec4 v0x63c6a0585530_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a0585530_0, 0;
    %jmp T_28.20;
T_28.19 ;
    %load/vec4 v0x63c6a0585110_0;
    %assign/vec4 v0x63c6a0584770_0, 0;
    %load/vec4 v0x63c6a0584690_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a0584690_0, 0;
    %load/vec4 v0x63c6a0584f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.21, 8;
    %pushi/vec4 16386, 0, 32;
    %assign/vec4 v0x63c6a05844d0_0, 0;
    %load/vec4 v0x63c6a05845b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05845b0_0, 0;
T_28.21 ;
T_28.20 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0583fd0_0, 0;
    %jmp T_28.16;
T_28.15 ;
    %load/vec4 v0x63c6a0585bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.23, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %pushi/vec4 16385, 0, 32;
    %assign/vec4 v0x63c6a05844d0_0, 0;
    %load/vec4 v0x63c6a05845b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05845b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0583fd0_0, 0;
T_28.23 ;
T_28.16 ;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v0x63c6a0584c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.25, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a05852b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0583fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a05858b0_0, 0;
T_28.25 ;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x63c6a0507ee0;
T_29 ;
    %wait E_0x63c6a034daa0;
    %load/vec4 v0x63c6a05852b0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x63c6a0584310_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a0584310_0, 0;
    %load/vec4 v0x63c6a0584310_0;
    %load/vec4 v0x63c6a0585610_0;
    %and;
    %assign/vec4 v0x63c6a0584090_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0584310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0584090_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x63c6a058a7b0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 368, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 735, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 1101, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 1465, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 1828, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 2190, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 2550, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 2909, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 3266, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 3622, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 3977, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 4331, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 4683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 5034, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 5383, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 5731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 6078, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 6424, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 6769, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 7112, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 7454, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 7794, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 8134, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 8472, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 8809, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 9145, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 9480, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 9813, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 10146, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 10477, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 10807, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 11136, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 11463, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 11790, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 12115, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 12440, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 12763, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 13085, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 13406, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 13726, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 14045, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 14363, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 14680, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 14995, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 15310, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 15624, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 15936, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 16248, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 16558, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 16868, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 17176, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 17484, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 17790, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 18096, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 18400, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 18704, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 19006, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 19308, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 19608, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 19908, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 20207, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 20505, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 20801, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 21097, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 21392, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 21686, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 21980, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 22272, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 22563, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 22854, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 23143, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 23432, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 23720, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 24007, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 24293, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 24578, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 24862, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 25146, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 25429, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 25710, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 25991, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 26272, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 26551, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 26829, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 27107, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 27384, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 27660, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 27935, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 28210, 0, 32;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 28483, 0, 32;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 28756, 0, 32;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 29028, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 29300, 0, 32;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 29570, 0, 32;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 29840, 0, 32;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 30109, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 30377, 0, 32;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 30644, 0, 32;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 30911, 0, 32;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 31177, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 31442, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 31707, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 31971, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 32234, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 32496, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 32757, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 33018, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 33278, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 33538, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 33796, 0, 32;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 34054, 0, 32;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 34312, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 34568, 0, 32;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 34824, 0, 32;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 35079, 0, 32;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 35334, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 35588, 0, 32;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 35841, 0, 32;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 36093, 0, 32;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 36345, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 36596, 0, 32;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 36847, 0, 32;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 37096, 0, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 37346, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 37594, 0, 32;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 37842, 0, 32;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 38089, 0, 32;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 38336, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 38582, 0, 32;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 38827, 0, 32;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 39071, 0, 32;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 39315, 0, 32;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 39559, 0, 32;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 39801, 0, 32;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 40044, 0, 32;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 40285, 0, 32;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 40526, 0, 32;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 40766, 0, 32;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 41006, 0, 32;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 41245, 0, 32;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 41483, 0, 32;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 41721, 0, 32;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 41959, 0, 32;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 42195, 0, 32;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 42431, 0, 32;
    %ix/load 4, 145, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 42667, 0, 32;
    %ix/load 4, 146, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 42902, 0, 32;
    %ix/load 4, 147, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 43136, 0, 32;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 43370, 0, 32;
    %ix/load 4, 149, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 43603, 0, 32;
    %ix/load 4, 150, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 43836, 0, 32;
    %ix/load 4, 151, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 44068, 0, 32;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 44299, 0, 32;
    %ix/load 4, 153, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 44530, 0, 32;
    %ix/load 4, 154, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 44760, 0, 32;
    %ix/load 4, 155, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 44990, 0, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 45219, 0, 32;
    %ix/load 4, 157, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 45448, 0, 32;
    %ix/load 4, 158, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 45676, 0, 32;
    %ix/load 4, 159, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 45904, 0, 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 46131, 0, 32;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 46357, 0, 32;
    %ix/load 4, 162, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 46583, 0, 32;
    %ix/load 4, 163, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 46808, 0, 32;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 47033, 0, 32;
    %ix/load 4, 165, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 47257, 0, 32;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 47481, 0, 32;
    %ix/load 4, 167, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 47704, 0, 32;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 47927, 0, 32;
    %ix/load 4, 169, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 48149, 0, 32;
    %ix/load 4, 170, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 48371, 0, 32;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 48592, 0, 32;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 48813, 0, 32;
    %ix/load 4, 173, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 49033, 0, 32;
    %ix/load 4, 174, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 49253, 0, 32;
    %ix/load 4, 175, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 49472, 0, 32;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 49690, 0, 32;
    %ix/load 4, 177, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 49909, 0, 32;
    %ix/load 4, 178, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 50126, 0, 32;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 50343, 0, 32;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 50560, 0, 32;
    %ix/load 4, 181, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 50776, 0, 32;
    %ix/load 4, 182, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 50992, 0, 32;
    %ix/load 4, 183, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 51207, 0, 32;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 51421, 0, 32;
    %ix/load 4, 185, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 51635, 0, 32;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 51849, 0, 32;
    %ix/load 4, 187, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 52062, 0, 32;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 52275, 0, 32;
    %ix/load 4, 189, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 52487, 0, 32;
    %ix/load 4, 190, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 52699, 0, 32;
    %ix/load 4, 191, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 52910, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 53121, 0, 32;
    %ix/load 4, 193, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 53331, 0, 32;
    %ix/load 4, 194, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 53541, 0, 32;
    %ix/load 4, 195, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 53751, 0, 32;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 53960, 0, 32;
    %ix/load 4, 197, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 54168, 0, 32;
    %ix/load 4, 198, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 54376, 0, 32;
    %ix/load 4, 199, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 54584, 0, 32;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 54791, 0, 32;
    %ix/load 4, 201, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 54998, 0, 32;
    %ix/load 4, 202, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 55204, 0, 32;
    %ix/load 4, 203, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 55410, 0, 32;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 55615, 0, 32;
    %ix/load 4, 205, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 55820, 0, 32;
    %ix/load 4, 206, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 56024, 0, 32;
    %ix/load 4, 207, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 56228, 0, 32;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 56432, 0, 32;
    %ix/load 4, 209, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 56635, 0, 32;
    %ix/load 4, 210, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 56837, 0, 32;
    %ix/load 4, 211, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 57040, 0, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 57242, 0, 32;
    %ix/load 4, 213, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 57443, 0, 32;
    %ix/load 4, 214, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 57644, 0, 32;
    %ix/load 4, 215, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 57844, 0, 32;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 58044, 0, 32;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 58244, 0, 32;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 58443, 0, 32;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 58642, 0, 32;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 58841, 0, 32;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 59039, 0, 32;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 59236, 0, 32;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 59433, 0, 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 59630, 0, 32;
    %ix/load 4, 225, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 59827, 0, 32;
    %ix/load 4, 226, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 60023, 0, 32;
    %ix/load 4, 227, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 60218, 0, 32;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 60413, 0, 32;
    %ix/load 4, 229, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 60608, 0, 32;
    %ix/load 4, 230, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 60802, 0, 32;
    %ix/load 4, 231, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 60996, 0, 32;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 61190, 0, 32;
    %ix/load 4, 233, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 61383, 0, 32;
    %ix/load 4, 234, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 61576, 0, 32;
    %ix/load 4, 235, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 61768, 0, 32;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 61960, 0, 32;
    %ix/load 4, 237, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 62152, 0, 32;
    %ix/load 4, 238, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 62343, 0, 32;
    %ix/load 4, 239, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 62534, 0, 32;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 62724, 0, 32;
    %ix/load 4, 241, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 62914, 0, 32;
    %ix/load 4, 242, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 63104, 0, 32;
    %ix/load 4, 243, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 63293, 0, 32;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 63482, 0, 32;
    %ix/load 4, 245, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 63671, 0, 32;
    %ix/load 4, 246, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 63859, 0, 32;
    %ix/load 4, 247, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 64047, 0, 32;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 64234, 0, 32;
    %ix/load 4, 249, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 64421, 0, 32;
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 64608, 0, 32;
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 64794, 0, 32;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 64980, 0, 32;
    %ix/load 4, 253, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 65165, 0, 32;
    %ix/load 4, 254, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %pushi/vec4 65351, 0, 32;
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x63c6a058b8c0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x63c6a058a7b0;
T_31 ;
    %wait E_0x63c6a058b100;
    %load/vec4 v0x63c6a058c200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %load/vec4 v0x63c6a058c560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0x63c6a058c3a0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %load/vec4 v0x63c6a058bc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v0x63c6a058bd00_0;
    %load/vec4 v0x63c6a058bde0_0;
    %add;
    %store/vec4 v0x63c6a058c480_0, 0, 32;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.13, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.14;
T_31.13 ;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.15, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.16;
T_31.15 ;
    %load/vec4 v0x63c6a058c480_0;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
T_31.16 ;
T_31.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v0x63c6a058bd00_0;
    %load/vec4 v0x63c6a058bde0_0;
    %sub;
    %store/vec4 v0x63c6a058c480_0, 0, 32;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.17, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.19, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.20;
T_31.19 ;
    %load/vec4 v0x63c6a058c480_0;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
T_31.20 ;
T_31.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v0x63c6a058bd00_0;
    %pad/s 64;
    %load/vec4 v0x63c6a058bde0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x63c6a058ba60_0, 0, 64;
    %load/vec4 v0x63c6a058ba60_0;
    %parti/s 32, 16, 6;
    %store/vec4 v0x63c6a058c480_0, 0, 32;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.21, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.22;
T_31.21 ;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.23, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v0x63c6a058c480_0;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
T_31.24 ;
T_31.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v0x63c6a058bde0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.25, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %jmp T_31.26;
T_31.25 ;
    %load/vec4 v0x63c6a058bd00_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x63c6a058bde0_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x63c6a058b240_0, 0, 64;
    %load/vec4 v0x63c6a058b240_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x63c6a058c480_0, 0, 32;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.27, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.28;
T_31.27 ;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.29, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.30;
T_31.29 ;
    %load/vec4 v0x63c6a058c480_0;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
T_31.30 ;
T_31.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
T_31.26 ;
    %jmp T_31.12;
T_31.9 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.12;
T_31.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_31.31, 4;
    %load/vec4 v0x63c6a058bd00_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_31.35, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x63c6a058bd00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_31.35;
    %jmp/0xz  T_31.33, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.34;
T_31.33 ;
    %load/vec4 v0x63c6a058bd00_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_31.36, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.37;
T_31.36 ;
    %load/vec4 v0x63c6a058bd00_0;
    %assign/vec4 v0x63c6a058b7e0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
T_31.37 ;
T_31.34 ;
    %jmp T_31.32;
T_31.31 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_31.38, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058b700_0, 0;
    %load/vec4 v0x63c6a058b7e0_0;
    %assign/vec4 v0x63c6a058c480_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.39;
T_31.38 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_31.40, 4;
    %load/vec4 v0x63c6a058c480_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_31.44, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x63c6a058b700_0;
    %cmpi/u 31, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_31.44;
    %jmp/0xz  T_31.42, 4;
    %pushi/vec4 31, 0, 6;
    %load/vec4 v0x63c6a058b700_0;
    %sub;
    %assign/vec4 v0x63c6a058b4f0_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.43;
T_31.42 ;
    %load/vec4 v0x63c6a058c480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x63c6a058c480_0, 0;
    %load/vec4 v0x63c6a058b700_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x63c6a058b700_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
T_31.43 ;
    %jmp T_31.41;
T_31.40 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_31.45, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63c6a058b4f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x63c6a058b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x63c6a058b4f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x63c6a058c2c0_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.46;
T_31.45 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_31.47, 4;
    %load/vec4 v0x63c6a058c2c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.49, 5;
    %load/vec4 v0x63c6a058b7e0_0;
    %load/vec4 v0x63c6a058c2c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x63c6a058bb40_0, 0;
    %jmp T_31.50;
T_31.49 ;
    %load/vec4 v0x63c6a058c2c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_31.51, 5;
    %load/vec4 v0x63c6a058b7e0_0;
    %load/vec4 v0x63c6a058c2c0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x63c6a058bb40_0, 0;
    %jmp T_31.52;
T_31.51 ;
    %load/vec4 v0x63c6a058b7e0_0;
    %assign/vec4 v0x63c6a058bb40_0, 0;
T_31.52 ;
T_31.50 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.48;
T_31.47 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_31.53, 4;
    %load/vec4 v0x63c6a058bb40_0;
    %subi 65536, 0, 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_31.55, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058b410_0, 0;
    %jmp T_31.56;
T_31.55 ;
    %load/vec4 v0x63c6a058bb40_0;
    %subi 65536, 0, 32;
    %assign/vec4 v0x63c6a058b410_0, 0;
T_31.56 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.54;
T_31.53 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_31.57, 4;
    %load/vec4 v0x63c6a058b410_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %assign/vec4 v0x63c6a058b980_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.58;
T_31.57 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_31.59, 4;
    %load/vec4 v0x63c6a058b980_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x63c6a058b8c0, 4;
    %assign/vec4 v0x63c6a058b320_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.60;
T_31.59 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_31.61, 4;
    %load/vec4 v0x63c6a058b620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x63c6a058b320_0;
    %add;
    %assign/vec4 v0x63c6a058c120_0, 0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.62;
T_31.61 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_31.63, 4;
    %load/vec4 v0x63c6a058c120_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.65, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.66;
T_31.65 ;
    %load/vec4 v0x63c6a058c120_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.67, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %jmp T_31.68;
T_31.67 ;
    %load/vec4 v0x63c6a058c120_0;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
T_31.68 ;
T_31.66 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.64;
T_31.63 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_31.69, 4;
    %load/vec4 v0x63c6a058bde0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_31.73, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x63c6a058bd00_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_31.73;
    %jmp/0xz  T_31.71, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.72;
T_31.71 ;
    %load/vec4 v0x63c6a058bd00_0;
    %load/vec4 v0x63c6a058bde0_0;
    %cmp/e;
    %jmp/0xz  T_31.74, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.75;
T_31.74 ;
    %load/vec4 v0x63c6a058bd00_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x63c6a058bde0_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x63c6a058b240_0, 0, 64;
    %load/vec4 v0x63c6a058b240_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x63c6a058c480_0, 0, 32;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
T_31.75 ;
T_31.72 ;
    %jmp T_31.70;
T_31.69 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_31.76, 4;
    %load/vec4 v0x63c6a058c480_0;
    %assign/vec4 v0x63c6a058b7e0_0, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.77;
T_31.76 ;
    %load/vec4 v0x63c6a058c3a0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_31.78, 4;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_31.82, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_31.82;
    %jmp/0xz  T_31.80, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.81;
T_31.80 ;
    %load/vec4 v0x63c6a058c480_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_31.83, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058c040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058bec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
    %jmp T_31.84;
T_31.83 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x63c6a058c3a0_0, 0;
T_31.84 ;
T_31.81 ;
T_31.78 ;
T_31.77 ;
T_31.70 ;
T_31.64 ;
T_31.62 ;
T_31.60 ;
T_31.58 ;
T_31.54 ;
T_31.48 ;
T_31.46 ;
T_31.41 ;
T_31.39 ;
T_31.32 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x63c6a058c740;
T_32 ;
    %wait E_0x63c6a058b100;
    %load/vec4 v0x63c6a058e8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058dbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058dfb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058dc70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058d8f0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x63c6a058de10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x63c6a058ded0_0;
    %load/vec4 v0x63c6a058dfb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x63c6a058ded0_0;
    %assign/vec4 v0x63c6a058dfb0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %load/vec4 v0x63c6a058ded0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.11;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %load/vec4 v0x63c6a058ded0_0;
    %load/vec4 v0x63c6a058e170_0;
    %load/vec4 v0x63c6a058e090_0;
    %store/vec4 v0x63c6a058d570_0, 0, 32;
    %store/vec4 v0x63c6a058d660_0, 0, 6;
    %store/vec4 v0x63c6a058d490_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x63c6a058d1b0;
    %assign/vec4 v0x63c6a058e310_0, 0;
    %load/vec4 v0x63c6a058e310_0;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x63c6a058d8f0_0, 0;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %load/vec4 v0x63c6a058e310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.14, 9;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v0x63c6a058e3d0_0;
    %assign/vec4 v0x63c6a058dc70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x63c6a058e310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.16;
T_32.15 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
T_32.16 ;
T_32.13 ;
    %jmp T_32.11;
T_32.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %load/vec4 v0x63c6a058ded0_0;
    %load/vec4 v0x63c6a058e170_0;
    %load/vec4 v0x63c6a058e090_0;
    %store/vec4 v0x63c6a058d570_0, 0, 32;
    %store/vec4 v0x63c6a058d660_0, 0, 6;
    %store/vec4 v0x63c6a058d490_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x63c6a058d1b0;
    %assign/vec4 v0x63c6a058e310_0, 0;
    %load/vec4 v0x63c6a058e310_0;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x63c6a058d8f0_0, 0;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %load/vec4 v0x63c6a058e310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.19, 9;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %load/vec4 v0x63c6a058e3d0_0;
    %assign/vec4 v0x63c6a058dc70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.18;
T_32.17 ;
    %load/vec4 v0x63c6a058e310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.20, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.21;
T_32.20 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
T_32.21 ;
T_32.18 ;
    %jmp T_32.11;
T_32.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %load/vec4 v0x63c6a058ded0_0;
    %load/vec4 v0x63c6a058e170_0;
    %load/vec4 v0x63c6a058e090_0;
    %store/vec4 v0x63c6a058d570_0, 0, 32;
    %store/vec4 v0x63c6a058d660_0, 0, 6;
    %store/vec4 v0x63c6a058d490_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x63c6a058d1b0;
    %assign/vec4 v0x63c6a058e310_0, 0;
    %load/vec4 v0x63c6a058e310_0;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x63c6a058d8f0_0, 0;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %load/vec4 v0x63c6a058e310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.24, 9;
    %load/vec4 v0x63c6a058da80_0;
    %load/vec4 v0x63c6a058e3d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.22, 8;
    %load/vec4 v0x63c6a058e3d0_0;
    %assign/vec4 v0x63c6a058dc70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.23;
T_32.22 ;
    %load/vec4 v0x63c6a058e310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.25, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.26;
T_32.25 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
T_32.26 ;
T_32.23 ;
    %jmp T_32.11;
T_32.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %load/vec4 v0x63c6a058e3d0_0;
    %assign/vec4 v0x63c6a058dc70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %load/vec4 v0x63c6a058e3d0_0;
    %assign/vec4 v0x63c6a058dc70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
T_32.2 ;
    %load/vec4 v0x63c6a058e740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.29, 9;
    %load/vec4 v0x63c6a058e680_0;
    %and;
T_32.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.27, 8;
    %load/vec4 v0x63c6a058e800_0;
    %load/vec4 v0x63c6a058dc70_0;
    %cmp/e;
    %jmp/0xz  T_32.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %load/vec4 v0x63c6a058e800_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 10 166 "$display", "\316\274-Core: Receipt accepted for instruction %h, cost=%0d", v0x63c6a058ded0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_32.31;
T_32.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
    %load/vec4 v0x63c6a058dc70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a058e800_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 10 171 "$display", "\316\274-Core: Receipt DENIED for instruction %h, expected=%0d, got=%0d", v0x63c6a058ded0_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_32.31 ;
T_32.27 ;
    %load/vec4 v0x63c6a058de10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058dd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058d9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a058e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058d830_0, 0;
T_32.32 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x63c6a0586440;
T_33 ;
    %wait E_0x63c6a0586640;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.2, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.4, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.6, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.8, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.10, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.14, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.15;
T_33.14 ;
    %load/vec4 v0x63c6a05867c0_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
    %jmp T_33.17;
T_33.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x63c6a05866c0_0, 0, 4;
T_33.17 ;
T_33.15 ;
T_33.13 ;
T_33.11 ;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x63c6a05082c0;
T_34 ;
    %wait E_0x63c6a058b100;
    %load/vec4 v0x63c6a05932a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058f810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a05921c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0590d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63c6a0590220_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x63c6a058fc70_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x63c6a0591b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63c6a0590060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a0591340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590570_0, 0, 32;
T_34.4 ;
    %load/vec4 v0x63c6a0590570_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x63c6a0590060_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x63c6a0590570_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05931e0, 0, 4;
    %load/vec4 v0x63c6a0590570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590570_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_34.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63c6a0590060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a05930a0, 0, 4;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
T_34.8 ;
    %load/vec4 v0x63c6a0590060_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_34.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x63c6a0590060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63c6a058fd30, 0, 4;
    %load/vec4 v0x63c6a0590060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63c6a0590060_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x63c6a0593550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.21;
T_34.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.21;
T_34.11 ;
    %load/vec4 v0x63c6a05914e0_0;
    %load/vec4 v0x63c6a0591f50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x63c6a0592950_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.21;
T_34.12 ;
    %load/vec4 v0x63c6a0591cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_34.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_34.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_34.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_34.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_34.26, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_34.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_34.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_34.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_34.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_34.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_34.32, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_34.33, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_34.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_34.35, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_34.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_34.37, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_34.38, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.22 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a05888c0_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a05889c0_0, 0, 8;
    %fork TD_thiele_cpu.execute_pnew, S_0x63c6a0588350;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.23 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0588e40_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0589140_0, 0, 8;
    %fork TD_thiele_cpu.execute_psplit, S_0x63c6a0588aa0;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.24 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0588170_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0588270_0, 0, 8;
    %fork TD_thiele_cpu.execute_pmerge, S_0x63c6a0587f90;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.25 ;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.26 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0586e60_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0586f60_0, 0, 8;
    %fork TD_thiele_cpu.execute_ljoin, S_0x63c6a0586c80;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.27 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0586ae0_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0586ba0_0, 0, 8;
    %fork TD_thiele_cpu.execute_emit, S_0x63c6a0586900;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.28 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0589400_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0589500_0, 0, 8;
    %fork TD_thiele_cpu.execute_xfer, S_0x63c6a0589220;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.29 ;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.30 ;
    %load/vec4 v0x63c6a0591d90_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %jmp/1 T_34.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x63c6a0591e70_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %flag_or 4, 8;
T_34.43;
    %jmp/0xz  T_34.41, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
T_34.41 ;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.31 ;
    %load/vec4 v0x63c6a0591d90_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_34.44, 4;
    %load/vec4 v0x63c6a058fc70_0;
    %pad/u 8;
    %store/vec4 v0x63c6a0587710_0, 0, 8;
    %fork TD_thiele_cpu.execute_mdlacc, S_0x63c6a0587040;
    %join;
    %jmp T_34.45;
T_34.44 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0587710_0, 0, 8;
    %fork TD_thiele_cpu.execute_mdlacc, S_0x63c6a0587040;
    %join;
T_34.45 ;
    %jmp T_34.40;
T_34.32 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0587eb0_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0587db0_0, 0, 8;
    %fork TD_thiele_cpu.execute_pdiscover, S_0x63c6a0587bd0;
    %join;
    %jmp T_34.40;
T_34.33 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a0589c80_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0589b80_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_load, S_0x63c6a05899a0;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.34 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a05897c0_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a05898c0_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_add, S_0x63c6a05895e0;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.35 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a058a5d0_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a058a6d0_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_swap, S_0x63c6a058a3f0;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.36 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a058a040_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a058a1e0_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_rank, S_0x63c6a0589d60;
    %join;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.37 ;
    %load/vec4 v0x63c6a0591d90_0;
    %store/vec4 v0x63c6a05879f0_0, 0, 8;
    %load/vec4 v0x63c6a0591e70_0;
    %store/vec4 v0x63c6a0587af0_0, 0, 8;
    %fork TD_thiele_cpu.execute_oracle_halts, S_0x63c6a0587810;
    %join;
    %jmp T_34.40;
T_34.38 ;
    %load/vec4 v0x63c6a05914e0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x63c6a0591f50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.40;
T_34.40 ;
    %pop/vec4 1;
    %jmp T_34.21;
T_34.13 ;
    %load/vec4 v0x63c6a0590650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.46, 8;
    %load/vec4 v0x63c6a0590a00_0;
    %assign/vec4 v0x63c6a058f810_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
T_34.46 ;
    %jmp T_34.21;
T_34.14 ;
    %load/vec4 v0x63c6a0592a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.48, 8;
    %load/vec4 v0x63c6a0592c80_0;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
T_34.48 ;
    %jmp T_34.21;
T_34.15 ;
    %load/vec4 v0x63c6a0591910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.50, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0591ab0_0, 0;
    %load/vec4 v0x63c6a058f1d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_34.52, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_34.53, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_34.54, 6;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %load/vec4 v0x63c6a058f2b0_0;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.56;
T_34.52 ;
    %load/vec4 v0x63c6a0591840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.57, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.58;
T_34.57 ;
    %load/vec4 v0x63c6a0590ba0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a05914e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a05919e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 452 "$display", "MDLACC size=%0d mdl_cost=%0d mu_acc(before)=%0d mu_acc(after)=%0d", v0x63c6a0591260_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x63c6a05919e0_0;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a0590d60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a0590d60_0, 0;
    %load/vec4 v0x63c6a05919e0_0;
    %assign/vec4 v0x63c6a0592fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0592f00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
T_34.58 ;
    %jmp T_34.56;
T_34.53 ;
    %load/vec4 v0x63c6a0591840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.59, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.60;
T_34.59 ;
    %load/vec4 v0x63c6a05919e0_0;
    %assign/vec4 v0x63c6a0590300_0, 0;
    %load/vec4 v0x63c6a05914e0_0;
    %load/vec4 v0x63c6a05919e0_0;
    %add;
    %store/vec4 v0x63c6a0592870_0, 0, 32;
    %load/vec4 v0x63c6a05919e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a05914e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a0592870_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 477 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x63c6a0592870_0;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a05921c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05921c0_0, 0;
    %load/vec4 v0x63c6a0592870_0;
    %assign/vec4 v0x63c6a0592fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0592f00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
T_34.60 ;
    %jmp T_34.56;
T_34.54 ;
    %load/vec4 v0x63c6a0591840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.61, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
    %jmp T_34.62;
T_34.61 ;
    %load/vec4 v0x63c6a05919e0_0;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 66, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %vpi_call/w 7 496 "$display", "ORACLE_HALTS invoked - Hyper-Thiele transition" {0 0 0};
T_34.62 ;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.56;
T_34.56 ;
    %pop/vec4 1;
T_34.50 ;
    %jmp T_34.21;
T_34.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x63c6a05915d0_0, 0;
    %load/vec4 v0x63c6a05914e0_0;
    %assign/vec4 v0x63c6a05916a0_0, 0;
    %load/vec4 v0x63c6a0590300_0;
    %assign/vec4 v0x63c6a0591770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0591ab0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x63c6a058f1d0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.21;
T_34.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.21;
T_34.18 ;
    %load/vec4 v0x63c6a0591910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.63, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0591ab0_0, 0;
    %load/vec4 v0x63c6a058f1d0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_34.65, 4;
    %load/vec4 v0x63c6a0591840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.67, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63c6a058f8b0_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.68;
T_34.67 ;
    %load/vec4 v0x63c6a0590300_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a05914e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x63c6a05919e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 7 537 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x63c6a05919e0_0;
    %assign/vec4 v0x63c6a05914e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x63c6a058faa0_0, 0;
    %load/vec4 v0x63c6a05921c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x63c6a05921c0_0, 0;
    %load/vec4 v0x63c6a05919e0_0;
    %assign/vec4 v0x63c6a0592fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63c6a0592f00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
T_34.68 ;
    %jmp T_34.66;
T_34.65 ;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %load/vec4 v0x63c6a058f2b0_0;
    %assign/vec4 v0x63c6a0593550_0, 0;
T_34.66 ;
T_34.63 ;
    %jmp T_34.21;
T_34.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63c6a0592f00_0, 0;
    %load/vec4 v0x63c6a0592380_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x63c6a0592380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63c6a0593550_0, 0;
    %jmp T_34.21;
T_34.21 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "thielecpu/hardware/lei.v";
    "thielecpu/hardware/mau.v";
    "thielecpu/hardware/mmu.v";
    "thielecpu/hardware/pee.v";
    "thielecpu/hardware/thiele_cpu.v";
    "./thielecpu/hardware/generated_opcodes.vh";
    "thielecpu/hardware/mu_alu.v";
    "thielecpu/hardware/mu_core.v";
