module top_module(
    input clk,
    input reset,    // Synchronous reset to OFF
    input j,
    input k,
    output out); //  

    parameter OFF=0, ON=1; 
    reg state, next_state;

    always @(*) begin
        // State transition logic
         state = next_state;
        
    end

    always @(posedge clk) begin
        // State flip-flops with synchronous reset
         if (reset) begin
        next_state = OFF;
        end
        else begin 
            if (state ==OFF ) begin 
                if (j==0) begin 
                next_state = OFF;
                end 
                else begin 
                next_state = ON;
                end
            end
            if (state ==ON ) begin 
                if (k==1) begin 
                next_state = OFF;
                end 
                else begin 
                next_state = ON;
                end
            end
        end
    end
		assign out = state;
    // Output logic
    // assign out = (state == ...);

endmodule
