Reading OpenROAD database at '/workspaces/tt25a_openram_testchip/runs/wokwi/41-openroad-repairantennas/1-diodeinsertion/tt_um_openram_top.odb'…
Reading library file at '/home/vscode/ttsetup/pdk/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'src/project.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       31
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   tt_um_openram_top
Die area:                 ( 0 0 ) ( 334880 225760 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1010
Number of terminals:      45
Number of snets:          4
Number of nets:           655

[WARNING DRT-0418] Term SRAM/din0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[7] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[15] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[16] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[22] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/din0[32] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/clk0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/wmask0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/spare_wen0 has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[0] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[2] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[3] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[4] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[5] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[6] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[9] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[10] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[12] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[13] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[17] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[18] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[19] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[20] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[21] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[23] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[24] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[25] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[26] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[27] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[30] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[31] has no pins on routing grid
[WARNING DRT-0418] Term SRAM/dout0[32] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 60.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 25922.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 4216.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 298.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 332.
[INFO DRT-0033] via3 shape region query size = 460.
[INFO DRT-0033] met4 shape region query size = 323.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 199 pins.
[INFO DRT-0081]   Complete 53 unique inst patterns.
[INFO DRT-0084]   Complete 377 groups.
#scanned instances     = 1010
#unique  instances     = 60
#stdCellGenAp          = 1141
#stdCellValidPlanarAp  = 40
#stdCellValidViaAp     = 689
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1985
#instTermValidViaApCnt = 0
#macroGenAp            = 163
#macroValidPlanarAp    = 125
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 143.49 (MB), peak = 143.49 (MB)

[INFO DRT-0157] Number of guides:     5531

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 48 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 32 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1537.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1399.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 828.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 193.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 135.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2500 vertical wires in 1 frboxes and 1592 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 220 vertical wires in 1 frboxes and 468 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 153.05 (MB), peak = 153.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 154.05 (MB), peak = 154.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 154.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 186.88 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 188.91 (MB).
    Completing 40% with 67 violations.
    elapsed time = 00:00:00, memory = 185.06 (MB).
    Completing 50% with 67 violations.
    elapsed time = 00:00:00, memory = 211.96 (MB).
    Completing 60% with 101 violations.
    elapsed time = 00:00:00, memory = 203.66 (MB).
    Completing 70% with 101 violations.
    elapsed time = 00:00:00, memory = 205.78 (MB).
    Completing 80% with 101 violations.
    elapsed time = 00:00:01, memory = 247.28 (MB).
    Completing 90% with 194 violations.
    elapsed time = 00:00:01, memory = 247.53 (MB).
    Completing 100% with 220 violations.
    elapsed time = 00:00:02, memory = 247.21 (MB).
[INFO DRT-0199]   Number of violations = 307.
Viol/Layer         li1   met1   met2   met4
Metal Spacing        1     44      5      1
Min Hole             0      7      0      0
Recheck              0     67     18      2
Short                0    153      9      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:02, memory = 596.21 (MB), peak = 596.21 (MB)
Total wire length = 31025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12890 um.
Total wire length on LAYER met2 = 10101 um.
Total wire length on LAYER met3 = 6381 um.
Total wire length on LAYER met4 = 1651 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4648.
Up-via summary (total 4648):

-----------------------
 FR_MASTERSLICE       0
            li1    1871
           met1    2422
           met2     210
           met3     145
           met4       0
-----------------------
                   4648


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 307 violations.
    elapsed time = 00:00:00, memory = 596.21 (MB).
    Completing 20% with 307 violations.
    elapsed time = 00:00:00, memory = 635.09 (MB).
    Completing 30% with 143 violations.
    elapsed time = 00:00:00, memory = 634.74 (MB).
    Completing 40% with 143 violations.
    elapsed time = 00:00:00, memory = 648.74 (MB).
    Completing 50% with 143 violations.
    elapsed time = 00:00:01, memory = 650.36 (MB).
    Completing 60% with 142 violations.
    elapsed time = 00:00:01, memory = 650.36 (MB).
    Completing 70% with 142 violations.
    elapsed time = 00:00:01, memory = 660.86 (MB).
    Completing 80% with 142 violations.
    elapsed time = 00:00:02, memory = 662.24 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:02, memory = 671.74 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:02, memory = 671.99 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met1   met2
Metal Spacing        3      1
Min Hole             2      0
Recheck              4      3
Short               37      1
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:02, memory = 674.99 (MB), peak = 674.99 (MB)
Total wire length = 30805 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12802 um.
Total wire length on LAYER met2 = 9978 um.
Total wire length on LAYER met3 = 6408 um.
Total wire length on LAYER met4 = 1616 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4589.
Up-via summary (total 4589):

-----------------------
 FR_MASTERSLICE       0
            li1    1871
           met1    2376
           met2     203
           met3     139
           met4       0
-----------------------
                   4589


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 674.99 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 692.74 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:00, memory = 693.74 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:00, memory = 693.74 (MB).
    Completing 50% with 52 violations.
    elapsed time = 00:00:00, memory = 694.74 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 694.74 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 705.24 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 695.95 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 695.95 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:01, memory = 700.57 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        met1   met2
Metal Spacing        3      1
Min Hole             1      0
Short               35      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:01, memory = 700.57 (MB), peak = 705.24 (MB)
Total wire length = 30780 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12801 um.
Total wire length on LAYER met2 = 9964 um.
Total wire length on LAYER met3 = 6391 um.
Total wire length on LAYER met4 = 1622 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4615.
Up-via summary (total 4615):

-----------------------
 FR_MASTERSLICE       0
            li1    1871
           met1    2399
           met2     206
           met3     139
           met4       0
-----------------------
                   4615


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 700.57 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 700.57 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 714.95 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 714.95 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 714.95 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 714.95 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 714.95 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 724.57 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 724.57 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 737.07 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        1      0
Recheck              4      2
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:00, memory = 737.07 (MB), peak = 737.07 (MB)
Total wire length = 30762 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12556 um.
Total wire length on LAYER met2 = 9993 um.
Total wire length on LAYER met3 = 6590 um.
Total wire length on LAYER met4 = 1622 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4660.
Up-via summary (total 4660):

-----------------------
 FR_MASTERSLICE       0
            li1    1871
           met1    2419
           met2     231
           met3     139
           met4       0
-----------------------
                   4660


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 737.07 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 737.07 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 737.07 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 741.45 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 741.45 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 741.45 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 741.45 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 741.45 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 741.57 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 741.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 741.57 (MB), peak = 741.57 (MB)
Total wire length = 30755 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12551 um.
Total wire length on LAYER met2 = 9990 um.
Total wire length on LAYER met3 = 6590 um.
Total wire length on LAYER met4 = 1622 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4659.
Up-via summary (total 4659):

-----------------------
 FR_MASTERSLICE       0
            li1    1871
           met1    2418
           met2     231
           met3     139
           met4       0
-----------------------
                   4659


[INFO DRT-0198] Complete detail routing.
Total wire length = 30755 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12551 um.
Total wire length on LAYER met2 = 9990 um.
Total wire length on LAYER met3 = 6590 um.
Total wire length on LAYER met4 = 1622 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4659.
Up-via summary (total 4659):

-----------------------
 FR_MASTERSLICE       0
            li1    1871
           met1    2418
           met2     231
           met3     139
           met4       0
-----------------------
                   4659


[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:07, memory = 741.57 (MB), peak = 741.57 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
SRAM matched with SRAM
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1   52060.65
  Fill cell                               162     608.08
  Tap cell                                200     250.24
  Antenna cell                             30      75.07
  Buffer                                    2      10.01
  Clock buffer                             19     457.94
  Timing Repair Buffer                    167    1470.16
  Clock inverter                           13     165.16
  Sequential cell                         144    3677.28
  Multi-Input combinational cell          272    2892.77
  Total                                  1010   61667.36
Writing OpenROAD database to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.odb'…
Writing netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.nl.v'…
Writing powered netlist to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.pnl.v'…
Writing layout to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.def'…
Writing timing constraints to '/workspaces/tt25a_openram_testchip/runs/wokwi/43-openroad-detailedrouting/tt_um_openram_top.sdc'…
