==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 210.336 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.798 seconds; current allocated memory: 212.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,962 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,181 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 812 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 788 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 600 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 563 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 569 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'find_max_abs(float*, int)' (Bit_linear/src/bit_linear.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:40:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:40:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:40:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:40:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:40:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:24:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:57:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:57:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:57:0)
INFO: [HLS 214-178] Inlining function 'activation_quant(float (*) [4], float (*) [4])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'weight_quant(float (*) [2], float (*) [2])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_1> at Bit_linear/src/bit_linear.h:41:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_2> at Bit_linear/src/bit_linear.h:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_63_2> at Bit_linear/src/bit_linear.h:63:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_76_2> at Bit_linear/src/bit_linear.h:76:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:79:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:14:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_46_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:46:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_3' (Bit_linear/src/bit_linear.h:79:30) in function 'bit_linear' completely with a factor of 4 (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (Bit_linear/src/bit_linear.h:14:22) in function 'bit_linear' completely with a factor of 4 (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_2' (Bit_linear/src/bit_linear.h:46:26) in function 'bit_linear' completely with a factor of 4 (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_quant' due to pipeline pragma (Bit_linear/src/bit_linear.cpp:6:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.cpp:7:11)
INFO: [HLS 214-248] Applying array_partition to 'input_quant': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:6:11)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:7:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.76 seconds; current allocated memory: 215.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 215.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 223.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 228.660 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant' (Bit_linear/src/bit_linear.cpp:6) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:6) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:6) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:6) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:7) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:7) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:7) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:7) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:50->Bit_linear/src/bit_linear.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:50->Bit_linear/src/bit_linear.cpp:9) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(Bit_linear/src/bit_linear.h:26:22) and 'VITIS_LOOP_28_2'(Bit_linear/src/bit_linear.h:28:26) in function 'bit_linear' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_1'(Bit_linear/src/bit_linear.h:61:22) and 'VITIS_LOOP_63_2'(Bit_linear/src/bit_linear.h:63:26) in function 'bit_linear' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_74_1'(Bit_linear/src/bit_linear.h:74:22) and 'VITIS_LOOP_76_2'(Bit_linear/src/bit_linear.h:76:26) in function 'bit_linear' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (Bit_linear/src/bit_linear.h:26:22) in function 'bit_linear'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_1' (Bit_linear/src/bit_linear.h:61:22) in function 'bit_linear'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_1' (Bit_linear/src/bit_linear.h:74:22) in function 'bit_linear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 296.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_round<float>' to 'generic_round_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_round<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generic_round<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 300.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 302.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'bit_linear_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'load' operation 32 bit ('data', Bit_linear/src/bit_linear.h:16->Bit_linear/src/bit_linear.h:43->Bit_linear/src/bit_linear.cpp:9) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 25, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 305.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 305.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2'.
WARNING: [HLS 200-880] The II Violation in module 'bit_linear_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' (loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln25', Bit_linear/src/bit_linear.h:25->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10) of variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10 on local variable 'sum', Bit_linear/src/bit_linear.h:25->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10 and 'load' operation 32 bit ('sum_1_load', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10) on local variable 'sum', Bit_linear/src/bit_linear.h:25->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10.
WARNING: [HLS 200-880] The II Violation in module 'bit_linear_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' (loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln25', Bit_linear/src/bit_linear.h:25->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10) of variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10 on local variable 'sum', Bit_linear/src/bit_linear.h:25->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10 and 'load' operation 32 bit ('sum_1_load', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10) on local variable 'sum', Bit_linear/src/bit_linear.h:25->Bit_linear/src/bit_linear.h:58->Bit_linear/src/bit_linear.cpp:10.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 306.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 306.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_61_1_VITIS_LOOP_63_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 306.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 307.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_74_1_VITIS_LOOP_76_2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'bit_linear_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_76_2' consists of the following:
	'store' operation 0 bit ('i_write_ln74', Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:12) of constant 0 on local variable 'i', Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:12 [39]  (0.460 ns)
	'load' operation 2 bit ('i_load', Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:12) on local variable 'i', Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:12 [49]  (0.000 ns)
	'add' operation 2 bit ('add_ln74', Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:12) [50]  (0.621 ns)
	'select' operation 2 bit ('select_ln74_1', Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:12) [55]  (0.345 ns)
	'select' operation 32 bit ('select_ln80', Bit_linear/src/bit_linear.h:80->Bit_linear/src/bit_linear.cpp:12) [58]  (0.286 ns)
	'fmul' operation 32 bit ('mul_i', Bit_linear/src/bit_linear.h:80->Bit_linear/src/bit_linear.cpp:12) [68]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 308.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 308.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 308.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 308.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_round_float_s' pipeline 'generic_round<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_round_float_s'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 310.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 315.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_26_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 320.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2' pipeline 'VITIS_LOOP_61_1_VITIS_LOOP_63_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_61_1_VITIS_LOOP_63_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 322.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_76_2' pipeline 'VITIS_LOOP_74_1_VITIS_LOOP_76_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 325.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 327.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.876 seconds; current allocated memory: 332.027 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 338.016 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.693 seconds; current allocated memory: 128.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 210.469 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:11:9)
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:12:9)
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:13:9)
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:14:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 0.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 210.605 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:12:9)
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:13:9)
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:14:9)
ERROR: [HLS 207-5512] '#pragma HLS' is only allowed in function scope (Bit_linear/src/bit_linear.h:15:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 210.535 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.329 seconds; current allocated memory: 212.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,976 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,414 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,316 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,305 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 599 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 586 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 608 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:94:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:55:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:16:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_3' (Bit_linear/src/bit_linear.h:94:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:91:9)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:13:11)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_48_1'(Bit_linear/src/bit_linear.h:48:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:48:22)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_30_1'(Bit_linear/src/bit_linear.h:30:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:30:22)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_72_1'(Bit_linear/src/bit_linear.h:72:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:72:22)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_87_1'(Bit_linear/src/bit_linear.h:87:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:87:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.294 seconds; current allocated memory: 216.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 216.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 225.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'activation_quant' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 231.984 MB.
INFO: [XFORM 203-102] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'activation_quant' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:78) automatically.
ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'input_r, weight, output_r' failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'input_r, weight, output_r' has read operations in functions:  'activation_quant' (Bit_linear/src/bit_linear.h:7:22) and 'weight_quant' (Bit_linear/src/bit_linear.h:29:26).

ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.257 seconds; current allocated memory: 27.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 216.000 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.609 seconds; current allocated memory: 217.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,976 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,414 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,316 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,305 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 553 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 558 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 599 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 586 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 596 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 612 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:94:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:55:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:16:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_3' (Bit_linear/src/bit_linear.h:94:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:91:9)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:14:11)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_48_1'(Bit_linear/src/bit_linear.h:48:22) has been inferred on bundle 'gmem_input'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:48:22)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_30_1'(Bit_linear/src/bit_linear.h:30:22) has been inferred on bundle 'gmem_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:30:22)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_72_1'(Bit_linear/src/bit_linear.h:72:22) has been inferred on bundle 'gmem_weight'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:72:22)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 32 in loop 'VITIS_LOOP_87_1'(Bit_linear/src/bit_linear.h:87:22) has been inferred on bundle 'gmem_output'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Bit_linear/src/bit_linear.h:87:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.294 seconds; current allocated memory: 221.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 221.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 230.914 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'activation_quant' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 237.301 MB.
INFO: [XFORM 203-102] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'activation_quant' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:78) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'bit_linear' (Bit_linear/src/bit_linear.cpp:4:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'activation_quant'
	 'weight_quant'
	 'matrix_multiply'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Bit_linear/src/bit_linear.h:76:9) to (Bit_linear/src/bit_linear.h:80:26) in function 'weight_quant'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:61) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 264.855 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_1'(Bit_linear/src/bit_linear.h:30:22) and 'VITIS_LOOP_32_2'(Bit_linear/src/bit_linear.h:32:26) in function 'weight_quant' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_1'(Bit_linear/src/bit_linear.h:72:22) and 'VITIS_LOOP_74_2'(Bit_linear/src/bit_linear.h:74:26) in function 'weight_quant' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (Bit_linear/src/bit_linear.h:30:22) in function 'weight_quant'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (Bit_linear/src/bit_linear.h:72:22) in function 'weight_quant'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 324.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 328.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 329.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-880] The II Violation in module 'activation_quant' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('data', Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) on port 'gmem_input' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) and bus read operation ('data', Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) on port 'gmem_input' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52).
WARNING: [HLS 200-880] The II Violation in module 'activation_quant' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('data', Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) on port 'gmem_input' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) and bus read operation ('data', Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) on port 'gmem_input' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52).
WARNING: [HLS 200-880] The II Violation in module 'activation_quant' (loop 'VITIS_LOOP_48_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('data', Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) on port 'gmem_input' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) and bus read operation ('data', Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) on port 'gmem_input' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 36, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 333.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 333.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2'.
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' (loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln29', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69) of variable 'sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69 on local variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69 and 'load' operation 32 bit ('sum_1_load', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69) on local variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2'
WARNING: [HLS 200-871] Estimated clock period (7.757 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69) [27]  (7.297 ns)
	'store' operation 0 bit ('sum_1_write_ln29', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69) of variable 'sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69 on local variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69 [29]  (0.460 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 334.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 334.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 335.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 335.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 336.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 336.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 336.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 336.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 337.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 337.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 337.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 337.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 339.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_quant' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_quant'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_activation_quant_mask_table3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_activation_quant_one_half_table4_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 344.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_32_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2/m_axi_gmem_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 350.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_one_half_table_ROM_AUTO_1R' to 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_one_half_table_ROM_AUTObkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2/m_axi_gmem_weight_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 351.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 354.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply_Pipeline_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_multiply_Pipeline_VITIS_LOOP_89_2' pipeline 'VITIS_LOOP_89_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_multiply_Pipeline_VITIS_LOOP_89_2/m_axi_gmem_output_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply_Pipeline_VITIS_LOOP_89_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 356.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 358.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/gmem_input' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/gmem_weight' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/gmem_output' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'weight' and 'output_r' to AXI-Lite port control_r.
WARNING: [HLS 200-656] Deadlocks can occur since process activation_quant is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [HLS 200-741] Implementing PIPO bit_linear_input_quant_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'bit_linear_input_quant_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(bit_linear_fifo_w64_d3_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.238 seconds; current allocated memory: 361.352 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.063 seconds; current allocated memory: 365.520 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 377.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 27.598 seconds; current allocated memory: 161.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 216.348 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.015 seconds; current allocated memory: 218.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,975 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,566 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,799 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,815 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,401 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,365 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,365 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,365 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,365 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,365 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,293 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,293 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,293 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,333 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:87:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:89:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:94:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:72:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:74:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:30:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:32:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:48:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:55:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:16:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_1' (Bit_linear/src/bit_linear.h:87:22) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_2' (Bit_linear/src/bit_linear.h:89:26) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:86:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_89_2' (Bit_linear/src/bit_linear.h:89:26) in function 'matrix_multiply' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_3' (Bit_linear/src/bit_linear.h:94:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (Bit_linear/src/bit_linear.h:72:22) in function 'weight_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (Bit_linear/src/bit_linear.h:74:26) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:68:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_74_2' (Bit_linear/src/bit_linear.h:74:26) in function 'weight_quant' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (Bit_linear/src/bit_linear.h:30:22) in function 'abs_mean' completely with a factor of 4 (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (Bit_linear/src/bit_linear.h:32:26) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:28:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_32_2' (Bit_linear/src/bit_linear.h:32:26) in function 'abs_mean' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (Bit_linear/src/bit_linear.h:48:22) in function 'activation_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:47:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_48_1' (Bit_linear/src/bit_linear.h:48:22) in function 'activation_quant' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'activation_quant(float (*) [4], float (*) [4])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:23:2)
INFO: [HLS 214-364] Automatically inlining function 'weight_quant(float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:24:5)
INFO: [HLS 214-364] Automatically inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:25:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.388 seconds; current allocated memory: 222.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 222.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 230.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 236.996 MB.
ERROR: [XFORM 203-313] Conflicting pipeline and dataflow directives found in function 'bit_linear' (Bit_linear/src/bit_linear.cpp:15:9)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.738 seconds; current allocated memory: 23.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 210.910 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.121 seconds; current allocated memory: 212.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,975 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,410 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,312 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,298 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 546 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 577 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 651 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 679 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:94:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:55:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:16:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_3' (Bit_linear/src/bit_linear.h:94:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_55_2' (Bit_linear/src/bit_linear.h:55:26) in function 'activation_quant' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:22) in function 'find_max_abs' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:68:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_quant' due to pipeline pragma (Bit_linear/src/bit_linear.h:50:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:91:9)
INFO: [HLS 214-248] Applying array_partition to 'input_quant': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:19:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.036 seconds; current allocated memory: 215.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 215.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 224.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'activation_quant' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 231.621 MB.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'activation_quant' (Bit_linear/src/bit_linear.h:20->Bit_linear/src/bit_linear.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:78) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'bit_linear' (Bit_linear/src/bit_linear.cpp:4:1), detected/extracted 3 process function(s): 
	 'activation_quant'
	 'weight_quant'
	 'matrix_multiply'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Bit_linear/src/bit_linear.h:76:9) to (Bit_linear/src/bit_linear.h:80:26) in function 'weight_quant'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:60) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:61) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 258.176 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_1'(Bit_linear/src/bit_linear.h:30:22) and 'VITIS_LOOP_32_2'(Bit_linear/src/bit_linear.h:32:26) in function 'weight_quant' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_1'(Bit_linear/src/bit_linear.h:72:22) and 'VITIS_LOOP_74_2'(Bit_linear/src/bit_linear.h:74:26) in function 'weight_quant' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_87_1'(Bit_linear/src/bit_linear.h:87:22) and 'VITIS_LOOP_89_2'(Bit_linear/src/bit_linear.h:89:26) in function 'matrix_multiply' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (Bit_linear/src/bit_linear.h:30:22) in function 'weight_quant'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_1' (Bit_linear/src/bit_linear.h:72:22) in function 'weight_quant'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (Bit_linear/src/bit_linear.h:87:22) in function 'matrix_multiply'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 309.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_quant_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 317.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 318.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 318.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 319.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2'.
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' (loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln29', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69) of variable 'sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69 on local variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69 and 'load' operation 32 bit ('sum_1_load', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69) on local variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_32_2'
WARNING: [HLS 200-871] Estimated clock period (7.757 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' consists of the following:
	'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69) [54]  (7.297 ns)
	'store' operation 0 bit ('sum_1_write_ln29', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69) of variable 'sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:69 on local variable 'sum', Bit_linear/src/bit_linear.h:29->Bit_linear/src/bit_linear.h:69 [59]  (0.460 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 319.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 320.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_72_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 321.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 321.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 321.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 322.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 322.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 322.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 322.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 322.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_quant_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_quant_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_quant_Pipeline_VITIS_LOOP_48_1'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_activation_quant_Pipeline_VITIS_LOOP_48_1_mask_table1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_activation_quant_Pipeline_VITIS_LOOP_48_1_one_half_table2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 328.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 335.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 336.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_one_half_table_ROM_AUTO_1R' to 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_one_half_table_ROM_AUTObkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_72_1_VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_72_1_VITIS_LOOP_74_2_one_half_table_ROM_AUTObkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 337.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 340.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_multiply' pipeline 'VITIS_LOOP_87_1_VITIS_LOOP_89_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 342.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [HLS 200-741] Implementing PIPO bit_linear_input_quant_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'bit_linear_input_quant_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.577 seconds; current allocated memory: 344.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 348.719 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.677 seconds; current allocated memory: 356.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.229 seconds; current allocated memory: 146.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 216.316 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.999 seconds; current allocated memory: 217.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,691 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,501 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,487 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 608 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 593 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 637 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 659 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 679 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:93:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (Bit_linear/src/bit_linear.h:93:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (Bit_linear/src/bit_linear.h:73:26) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (Bit_linear/src/bit_linear.h:32:26) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_2' (Bit_linear/src/bit_linear.h:54:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (Bit_linear/src/bit_linear.h:15:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'activation_quant(float (*) [4], float (*) [4])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_1> at Bit_linear/src/bit_linear.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_1> at Bit_linear/src/bit_linear.h:71:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_1> at Bit_linear/src/bit_linear.h:48:22 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_quant' due to pipeline pragma (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:90:9)
INFO: [HLS 214-248] Applying array_partition to 'input_quant': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:19:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.989 seconds; current allocated memory: 221.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 221.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 230.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'bit_linear' (Bit_linear/src/bit_linear.h:19->Bit_linear/src/bit_linear.h:51->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 236.449 MB.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'bit_linear' (Bit_linear/src/bit_linear.h:19->Bit_linear/src/bit_linear.h:51->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:59->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:60->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:60->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 263.781 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_1'(Bit_linear/src/bit_linear.h:86:22) and 'VITIS_LOOP_88_2'(Bit_linear/src/bit_linear.h:88:26) in function 'bit_linear' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (Bit_linear/src/bit_linear.h:86:22) in function 'bit_linear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 306.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 313.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 315.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 316.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 316.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 317.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 317.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 318.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 318.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' consists of the following:
	'store' operation 0 bit ('i_2_write_ln86', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) of constant 0 on local variable 'i', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25 [41]  (0.460 ns)
	'load' operation 2 bit ('i_2_load', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) on local variable 'i', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25 [51]  (0.000 ns)
	'add' operation 2 bit ('add_ln86_1', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) [56]  (0.621 ns)
	'select' operation 2 bit ('select_ln86_1', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) [57]  (0.345 ns)
	'select' operation 32 bit ('a_load_phi', Bit_linear/src/bit_linear.h:96->Bit_linear/src/bit_linear.cpp:25) [60]  (0.286 ns)
	'fmul' operation 32 bit ('mul_i2', Bit_linear/src/bit_linear.h:96->Bit_linear/src/bit_linear.cpp:25) [69]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 319.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 319.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 319.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 325.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 332.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_71_1'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_71_1_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_71_1_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 333.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant/grp_fu_424_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 336.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 338.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 342.043 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 346.402 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 352.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.8 seconds; current allocated memory: 136.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 209.711 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.346 seconds; current allocated memory: 212.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,691 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,501 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,487 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 608 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 593 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 637 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 659 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 679 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:93:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (Bit_linear/src/bit_linear.h:93:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (Bit_linear/src/bit_linear.h:73:26) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (Bit_linear/src/bit_linear.h:32:26) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_2' (Bit_linear/src/bit_linear.h:54:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (Bit_linear/src/bit_linear.h:15:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'activation_quant(float (*) [4], float (*) [4])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_1> at Bit_linear/src/bit_linear.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_1> at Bit_linear/src/bit_linear.h:71:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_1> at Bit_linear/src/bit_linear.h:48:22 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_quant' due to pipeline pragma (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:90:9)
INFO: [HLS 214-248] Applying array_partition to 'input_quant': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:19:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.972 seconds; current allocated memory: 215.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 215.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 224.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'bit_linear' (Bit_linear/src/bit_linear.h:19->Bit_linear/src/bit_linear.h:51->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 230.562 MB.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'bit_linear' (Bit_linear/src/bit_linear.h:19->Bit_linear/src/bit_linear.h:51->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:59->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:60->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:60->Bit_linear/src/bit_linear.cpp:23) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 258.059 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_1'(Bit_linear/src/bit_linear.h:86:22) and 'VITIS_LOOP_88_2'(Bit_linear/src/bit_linear.h:88:26) in function 'bit_linear' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (Bit_linear/src/bit_linear.h:86:22) in function 'bit_linear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 300.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 307.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 309.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 310.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 310.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 311.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 311.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 312.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 312.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' consists of the following:
	'store' operation 0 bit ('i_2_write_ln86', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) of constant 0 on local variable 'i', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25 [41]  (0.460 ns)
	'load' operation 2 bit ('i_2_load', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) on local variable 'i', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25 [51]  (0.000 ns)
	'add' operation 2 bit ('add_ln86_1', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) [56]  (0.621 ns)
	'select' operation 2 bit ('select_ln86_1', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:25) [57]  (0.345 ns)
	'select' operation 32 bit ('a_load_phi', Bit_linear/src/bit_linear.h:96->Bit_linear/src/bit_linear.cpp:25) [60]  (0.286 ns)
	'fmul' operation 32 bit ('mul_i2', Bit_linear/src/bit_linear.h:96->Bit_linear/src/bit_linear.cpp:25) [69]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 312.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 313.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 313.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 313.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 318.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 326.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_71_1'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_71_1_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_71_1_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 327.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant/grp_fu_424_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 330.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 332.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.255 seconds; current allocated memory: 335.492 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.672 seconds; current allocated memory: 339.832 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.095 seconds; current allocated memory: 346.453 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 22.468 seconds; current allocated memory: 137.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 211.008 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.986 seconds; current allocated memory: 212.770 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,691 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,501 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,487 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 581 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 608 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 593 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 592 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 637 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 659 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 679 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:93:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (Bit_linear/src/bit_linear.h:93:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:85:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (Bit_linear/src/bit_linear.h:73:26) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_2' (Bit_linear/src/bit_linear.h:32:26) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_2' (Bit_linear/src/bit_linear.h:54:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (Bit_linear/src/bit_linear.h:15:22) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'find_max_abs(float*, int)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:47:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'abs_mean(float (*) [2])' (Bit_linear/src/bit_linear.h:28:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'abs_mean(float (*) [2])' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:67:0)
INFO: [HLS 214-178] Inlining function 'activation_quant(float (*) [4], float (*) [4])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' into 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_1> at Bit_linear/src/bit_linear.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_1> at Bit_linear/src/bit_linear.h:71:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_1> at Bit_linear/src/bit_linear.h:48:22 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_quant' due to pipeline pragma (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:90:9)
INFO: [HLS 214-248] Applying array_partition to 'input_quant': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:18:8)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. (Bit_linear/src/bit_linear.cpp:19:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.06 seconds; current allocated memory: 216.207 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 216.207 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 225.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'bit_linear' (Bit_linear/src/bit_linear.h:19->Bit_linear/src/bit_linear.h:51->Bit_linear/src/bit_linear.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 231.488 MB.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'bit_linear' (Bit_linear/src/bit_linear.h:19->Bit_linear/src/bit_linear.h:51->Bit_linear/src/bit_linear.cpp:22) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:19) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.4' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.5' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_quant.6' (Bit_linear/src/bit_linear.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.1' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.2' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_quantized.3' (Bit_linear/src/bit_linear.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'weight_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757->Bit_linear/src/bit_linear.h:77) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\roundfloat.cpp:7->Bit_linear/src/bit_linear.h:59->Bit_linear/src/bit_linear.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->Bit_linear/src/bit_linear.h:60->Bit_linear/src/bit_linear.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:60->Bit_linear/src/bit_linear.cpp:22) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 258.727 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_1'(Bit_linear/src/bit_linear.h:86:22) and 'VITIS_LOOP_88_2'(Bit_linear/src/bit_linear.h:88:26) in function 'bit_linear' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_1' (Bit_linear/src/bit_linear.h:86:22) in function 'bit_linear'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 300.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 308.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 310.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
WARNING: [HLS 200-880] The II Violation in module 'weight_quant_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68) and 'fadd' operation 32 bit ('sum', Bit_linear/src/bit_linear.h:35->Bit_linear/src/bit_linear.h:68).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 9, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 310.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 310.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 311.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 312.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 312.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 312.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_86_1_VITIS_LOOP_88_2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' consists of the following:
	'store' operation 0 bit ('i_2_write_ln86', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:24) of constant 0 on local variable 'i', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:24 [41]  (0.460 ns)
	'load' operation 2 bit ('i_2_load', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:24) on local variable 'i', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:24 [51]  (0.000 ns)
	'add' operation 2 bit ('add_ln86_1', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:24) [56]  (0.621 ns)
	'select' operation 2 bit ('select_ln86_1', Bit_linear/src/bit_linear.h:86->Bit_linear/src/bit_linear.cpp:24) [57]  (0.345 ns)
	'select' operation 32 bit ('a_load_phi', Bit_linear/src/bit_linear.h:96->Bit_linear/src/bit_linear.cpp:24) [60]  (0.286 ns)
	'fmul' operation 32 bit ('mul_i2', Bit_linear/src/bit_linear.h:96->Bit_linear/src/bit_linear.cpp:24) [69]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 313.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 313.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 313.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 314.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 319.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 326.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant_Pipeline_VITIS_LOOP_71_1' pipeline 'VITIS_LOOP_71_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant_Pipeline_VITIS_LOOP_71_1'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_71_1_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_weight_quant_Pipeline_VITIS_LOOP_71_1_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 327.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_quant/grp_fu_424_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 331.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_86_1_VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear_Pipeline_VITIS_LOOP_86_1_VITIS_LOOP_88_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 333.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 336.082 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 340.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.707 seconds; current allocated memory: 346.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.842 seconds; current allocated memory: 136.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 210.730 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.028 seconds; current allocated memory: 213.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,556 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,789 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,811 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,403 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,369 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,419 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,371 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,407 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,413 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:93:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:98:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:77:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:32:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:34:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:51:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:57:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:16:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (Bit_linear/src/bit_linear.h:91:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (Bit_linear/src/bit_linear.h:93:26) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:89:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_93_2' (Bit_linear/src/bit_linear.h:93:26) in function 'matrix_multiply' has been removed because the loop is unrolled completely (Bit_linear/src/bit_linear.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_3' (Bit_linear/src/bit_linear.h:98:30) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_1' (Bit_linear/src/bit_linear.h:75:19) in function 'weight_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_2' (Bit_linear/src/bit_linear.h:77:26) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:70:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (Bit_linear/src/bit_linear.h:32:19) in function 'abs_mean' completely with a factor of 4 (Bit_linear/src/bit_linear.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (Bit_linear/src/bit_linear.h:34:26) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_1' (Bit_linear/src/bit_linear.h:51:19) in function 'activation_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_2' (Bit_linear/src/bit_linear.h:57:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (Bit_linear/src/bit_linear.h:16:19) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:13:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:49:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:49:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:49:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:49:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:70:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:70:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'abs_mean(float (*) [2])' to improve effectiveness of pipeline pragma in function 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:71:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_quant' due to pipeline pragma (Bit_linear/src/bit_linear.cpp:11:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:74:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'weight_quantized' due to pipeline pragma (Bit_linear/src/bit_linear.h:74:9)
INFO: [HLS 214-248] Applying array_partition to 'input_quant': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:11:8)
INFO: [HLS 214-248] Applying array_partition to 'weight_quantized': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:12:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.26 seconds; current allocated memory: 216.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 216.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 225.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:20) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'weight_quant' (Bit_linear/src/bit_linear.h:37->Bit_linear/src/bit_linear.h:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 232.023 MB.
INFO: [XFORM 203-102] Partitioning array 'input_quant' (Bit_linear/src/bit_linear.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_quant.1' (Bit_linear/src/bit_linear.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_quant.2' (Bit_linear/src/bit_linear.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'input_quant.3' (Bit_linear/src/bit_linear.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:20) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'weight_quant' (Bit_linear/src/bit_linear.h:37->Bit_linear/src/bit_linear.h:71) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'activation_quant' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:63) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 258.219 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 307.223 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_round<float>' to 'generic_round_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_max_abs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 5, function 'find_max_abs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 311.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 313.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_round<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'generic_round<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 313.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 313.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 314.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 314.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'activation_quant'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, function 'activation_quant'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 315.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 316.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'weight_quant'.
WARNING: [HLS 200-885] The II Violation in module 'weight_quant' (function 'weight_quant'): Unable to schedule 'load' operation 32 bit ('data', Bit_linear/src/bit_linear.h:37->Bit_linear/src/bit_linear.h:71) on array 'weight_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weight_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 57, function 'weight_quant'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 318.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 319.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'matrix_multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, function 'matrix_multiply'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 319.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 319.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (12.227 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'bit_linear' consists of the following:
	'call' operation 256 bit ('call_ret1', Bit_linear/src/bit_linear.cpp:15) to 'activation_quant' [52]  (6.313 ns)
	'call' operation 0 bit ('_ln17', Bit_linear/src/bit_linear.cpp:17) to 'matrix_multiply' [70]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 320.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 321.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max_abs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 323.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_round_float_s' pipeline 'generic_round<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_round_float_s'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 326.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 326.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_quant' pipeline 'activation_quant' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 330.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_quant' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_quant' pipeline 'weight_quant' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_quant'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 336.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_multiply' pipeline 'matrix_multiply' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_multiply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 340.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 346.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.815 seconds; current allocated memory: 350.637 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 357.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-789] **** Estimated Fmax: 81.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 23.319 seconds; current allocated memory: 148.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.936 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 210.121 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'find_max_abs' (Bit_linear/src/bit_linear.h:55:25)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [4]' to 'float32_t *' (aka 'ap_fixed<32, 12> *') for 1st argument (Bit_linear/src/bit_linear.h:13:11)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.321 seconds; current allocated memory: 1.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 216.652 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
ERROR: [HLS 207-3320] call to 'fabs' is ambiguous (Bit_linear/src/bit_linear.h:38:9)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:204:44)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:241:3)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:245:3)
ERROR: [HLS 207-3325] use of overloaded operator '/' is ambiguous (with operand types 'float' and 'float32_t' (aka 'ap_fixed<32, 12>')) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2372:2997)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2373:3132)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2374:3031)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2375:3060)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2376:3379)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2377:3457)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2378:3305)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2379:3383)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2380:3342)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2381:3420)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2382:3490)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\etc/ap_fixed_base.h:2383:3505)
INFO: [HLS 207-4370] built-in candidate operator/(float, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, float) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long double) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, __float128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, __int128) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned int) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned long long) (Bit_linear/src/bit_linear.h:56:34)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned __int128) (Bit_linear/src/bit_linear.h:56:34)
ERROR: [HLS 207-3325] use of overloaded operator '/' is ambiguous (with operand types 'double' and 'float32_t' (aka 'ap_fixed<32, 12>')) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(double, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(float, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long double, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__float128, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(int, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(long long, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(__int128, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned int, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned long long, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, float) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long double) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, __float128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, __int128) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned int) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned long long) (Bit_linear/src/bit_linear.h:73:27)
INFO: [HLS 207-4370] built-in candidate operator/(unsigned __int128, unsigned __int128) (Bit_linear/src/bit_linear.h:73:27)
ERROR: [HLS 207-3320] call to 'round' is ambiguous (Bit_linear/src/bit_linear.h:82:21)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:1030:44)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1756:3)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1760:3)
ERROR: [HLS 207-2359] conditional expression is ambiguous; 'int' can be converted to 'float32_t' (aka 'ap_fixed<32, 12>') and vice versa (Bit_linear/src/bit_linear.h:83:52)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.536 seconds; current allocated memory: 6.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 210.207 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
ERROR: [HLS 207-3802] unknown type name 'float32_t'; did you mean 'float_t'? (Bit_linear/src/bit_linear.cpp:4:17)
INFO: [HLS 207-4436] 'float_t' declared here (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:372:15)
ERROR: [HLS 207-3802] unknown type name 'float32_t'; did you mean 'float_t'? (Bit_linear/src/bit_linear.cpp:4:40)
ERROR: [HLS 207-3802] unknown type name 'float32_t'; did you mean 'float_t'? (Bit_linear/src/bit_linear.cpp:4:64)
ERROR: [HLS 207-3802] unknown type name 'float32_t'; did you mean 'float_t'? (Bit_linear/src/bit_linear.cpp:11:2)
ERROR: [HLS 207-3802] unknown type name 'float32_t'; did you mean 'float_t'? (Bit_linear/src/bit_linear.cpp:12:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 1.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 210.285 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.212 seconds; current allocated memory: 212.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,556 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,789 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,811 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,403 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,337 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:95:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:98:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:103:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:36:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:60:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:17:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (Bit_linear/src/bit_linear.h:95:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Bit_linear/src/bit_linear.h:98:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (Bit_linear/src/bit_linear.h:103:31) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Bit_linear/src/bit_linear.h:78:19) in function 'weight_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_2' (Bit_linear/src/bit_linear.h:81:19) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (Bit_linear/src/bit_linear.h:33:19) in function 'abs_mean' completely with a factor of 4 (Bit_linear/src/bit_linear.h:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (Bit_linear/src/bit_linear.h:36:19) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (Bit_linear/src/bit_linear.h:53:19) in function 'activation_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (Bit_linear/src/bit_linear.h:60:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (Bit_linear/src/bit_linear.h:17:19) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'activation_quant(float (*) [4], float (*) [4])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:16:2)
INFO: [HLS 214-364] Automatically inlining function 'weight_quant(float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:17:5)
INFO: [HLS 214-364] Automatically inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:18:5)
INFO: [HLS 214-364] Automatically inlining function 'abs_mean(float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:74:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.174 seconds; current allocated memory: 215.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 215.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 224.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'bit_linear' (Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 230.852 MB.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'bit_linear' (Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 257.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 280.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_round<float>' to 'generic_round_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_max_abs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'find_max_abs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 285.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 286.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_round<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'generic_round<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 286.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 287.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 287.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 287.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bit_linear'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 73, function 'bit_linear'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 291.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 292.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max_abs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 295.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_round_float_s' pipeline 'generic_round<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_round_float_s'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 297.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 298.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear' pipeline 'bit_linear' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 304.207 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 314.078 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 321.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 20.283 seconds; current allocated memory: 111.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.306 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Bit_linear/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 43.053 seconds; current allocated memory: 8.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Bit_linear/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_linear bit_linear 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 211.809 MB.
INFO: [HLS 200-10] Analyzing design file 'Bit_linear/src/bit_linear.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.088 seconds; current allocated memory: 214.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,556 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,789 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,811 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,403 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,447 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,395 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,297 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,337 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/ViT/Bit_linear/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:95:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:98:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_3' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:103:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:36:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_2' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:60:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (Bit_linear/src/bit_linear.h:17:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_1' (Bit_linear/src/bit_linear.h:95:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (Bit_linear/src/bit_linear.h:98:19) in function 'matrix_multiply' completely with a factor of 2 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (Bit_linear/src/bit_linear.h:103:31) in function 'matrix_multiply' completely with a factor of 4 (Bit_linear/src/bit_linear.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (Bit_linear/src/bit_linear.h:78:19) in function 'weight_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_2' (Bit_linear/src/bit_linear.h:81:19) in function 'weight_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (Bit_linear/src/bit_linear.h:33:19) in function 'abs_mean' completely with a factor of 4 (Bit_linear/src/bit_linear.h:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (Bit_linear/src/bit_linear.h:36:19) in function 'abs_mean' completely with a factor of 2 (Bit_linear/src/bit_linear.h:30:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (Bit_linear/src/bit_linear.h:53:19) in function 'activation_quant' completely with a factor of 2 (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_2' (Bit_linear/src/bit_linear.h:60:26) in function 'activation_quant' completely with a factor of 4 (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (Bit_linear/src/bit_linear.h:17:19) in function 'find_max_abs' completely with a factor of 4 (Bit_linear/src/bit_linear.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_float() const (.28.38.47.58)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.28.38.47.58)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_round<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.10.31.41.50.61)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'activation_quant(float (*) [4], float (*) [4])' (Bit_linear/src/bit_linear.h:51:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:242:0)
INFO: [HLS 214-178] Inlining function 'roundf' into 'std::round(float)' (C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1757:0)
INFO: [HLS 214-178] Inlining function 'clamp(float, float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-178] Inlining function 'std::round(float)' into 'weight_quant(float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:73:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 2. (Bit_linear/src/bit_linear.cpp:5:0)
INFO: [HLS 214-364] Automatically inlining function 'activation_quant(float (*) [4], float (*) [4])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:16:2)
INFO: [HLS 214-364] Automatically inlining function 'weight_quant(float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:17:5)
INFO: [HLS 214-364] Automatically inlining function 'matrix_multiply(float (*) [4], float (*) [2], float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.cpp:18:5)
INFO: [HLS 214-364] Automatically inlining function 'abs_mean(float (*) [2])' to improve effectiveness of pipeline pragma in function 'bit_linear(float (*) [4], float (*) [2], float (*) [2])' (Bit_linear/src/bit_linear.h:74:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.193 seconds; current allocated memory: 217.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 217.637 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 226.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'bit_linear' (Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 232.828 MB.
INFO: [XFORM 203-602] Inlining function 'fabsf' into 'find_max_abs' (Bit_linear/src/bit_linear.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs' into 'bit_linear' (Bit_linear/src/bit_linear.h:39->Bit_linear/src/bit_linear.h:74->Bit_linear/src/bit_linear.cpp:17) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159:19) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:187:1) in function 'generic_round<float>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'bit_linear' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->Bit_linear/src/bit_linear.h:66->Bit_linear/src/bit_linear.cpp:16) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 259.500 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 282.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bit_linear' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_round<float>' to 'generic_round_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_max_abs'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'find_max_abs'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 287.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 289.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_round<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 2, function 'generic_round<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 289.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 289.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 289.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 289.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bit_linear'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 73, function 'bit_linear'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 294.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 295.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max_abs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max_abs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 297.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_round_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_round_float_s' pipeline 'generic_round<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_round_float_s'.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bit_linear_generic_round_float_s_one_half_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 300.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 301.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/weight_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bit_linear/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bit_linear' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_linear' pipeline 'bit_linear' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_linear'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 306.805 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.411 seconds; current allocated memory: 317.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 324.582 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bit_linear.
INFO: [VLOG 209-307] Generating Verilog RTL for bit_linear.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 21.313 seconds; current allocated memory: 113.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Bit_linear/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name bit_linear bit_linear 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.108 seconds; current allocated memory: 0.367 MB.
