<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_POLY_SUB_LOOP'" level="0">
<item name = "Date">Wed Feb  5 12:49:49 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 4.616 ns, 1.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8196, 8196, 57.372 us, 57.372 us, 8196, 8196, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- POLY_SUB_LOOP">8194, 8194, 5, 2, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 130, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 301, -</column>
<column name="Register">-, -, 1405, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_16_4_32_1_1_U462">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_16_4_32_1_1_U463">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_fu_759_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln88_fu_642_p2">+, 0, 0, 14, 13, 1</column>
<column name="sub_ln53_fu_745_p2">-, 0, 0, 39, 32, 32</column>
<column name="icmp_ln88_fu_636_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataRAM_10_d0">14, 3, 32, 96</column>
<column name="DataRAM_11_d0">14, 3, 32, 96</column>
<column name="DataRAM_12_d0">14, 3, 32, 96</column>
<column name="DataRAM_13_d0">14, 3, 32, 96</column>
<column name="DataRAM_14_d0">14, 3, 32, 96</column>
<column name="DataRAM_15_d0">14, 3, 32, 96</column>
<column name="DataRAM_1_d0">14, 3, 32, 96</column>
<column name="DataRAM_2_d0">14, 3, 32, 96</column>
<column name="DataRAM_3_d0">14, 3, 32, 96</column>
<column name="DataRAM_4_d0">14, 3, 32, 96</column>
<column name="DataRAM_5_d0">14, 3, 32, 96</column>
<column name="DataRAM_6_d0">14, 3, 32, 96</column>
<column name="DataRAM_7_d0">14, 3, 32, 96</column>
<column name="DataRAM_8_d0">14, 3, 32, 96</column>
<column name="DataRAM_9_d0">14, 3, 32, 96</column>
<column name="DataRAM_d0">14, 3, 32, 96</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 13, 26</column>
<column name="i_fu_134">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataRAM_10_addr_reg_845">8, 0, 8, 0</column>
<column name="DataRAM_10_addr_reg_845_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_10_load_reg_1011">32, 0, 32, 0</column>
<column name="DataRAM_11_addr_reg_851">8, 0, 8, 0</column>
<column name="DataRAM_11_addr_reg_851_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_11_load_reg_1016">32, 0, 32, 0</column>
<column name="DataRAM_12_addr_reg_857">8, 0, 8, 0</column>
<column name="DataRAM_12_addr_reg_857_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_12_load_reg_1021">32, 0, 32, 0</column>
<column name="DataRAM_13_addr_reg_863">8, 0, 8, 0</column>
<column name="DataRAM_13_addr_reg_863_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_13_load_reg_1026">32, 0, 32, 0</column>
<column name="DataRAM_14_addr_reg_869">8, 0, 8, 0</column>
<column name="DataRAM_14_addr_reg_869_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_14_load_reg_1031">32, 0, 32, 0</column>
<column name="DataRAM_15_addr_reg_875">8, 0, 8, 0</column>
<column name="DataRAM_15_addr_reg_875_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_15_load_reg_1036">32, 0, 32, 0</column>
<column name="DataRAM_16_load_reg_1041">32, 0, 32, 0</column>
<column name="DataRAM_17_load_reg_1046">32, 0, 32, 0</column>
<column name="DataRAM_18_load_reg_1051">32, 0, 32, 0</column>
<column name="DataRAM_19_load_reg_1056">32, 0, 32, 0</column>
<column name="DataRAM_1_addr_reg_791">8, 0, 8, 0</column>
<column name="DataRAM_1_addr_reg_791_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_1_load_reg_966">32, 0, 32, 0</column>
<column name="DataRAM_20_load_reg_1061">32, 0, 32, 0</column>
<column name="DataRAM_21_load_reg_1066">32, 0, 32, 0</column>
<column name="DataRAM_22_load_reg_1071">32, 0, 32, 0</column>
<column name="DataRAM_23_load_reg_1076">32, 0, 32, 0</column>
<column name="DataRAM_24_load_reg_1081">32, 0, 32, 0</column>
<column name="DataRAM_25_load_reg_1086">32, 0, 32, 0</column>
<column name="DataRAM_26_load_reg_1091">32, 0, 32, 0</column>
<column name="DataRAM_27_load_reg_1096">32, 0, 32, 0</column>
<column name="DataRAM_28_load_reg_1101">32, 0, 32, 0</column>
<column name="DataRAM_29_load_reg_1106">32, 0, 32, 0</column>
<column name="DataRAM_2_addr_reg_797">8, 0, 8, 0</column>
<column name="DataRAM_2_addr_reg_797_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_2_load_reg_971">32, 0, 32, 0</column>
<column name="DataRAM_30_load_reg_1111">32, 0, 32, 0</column>
<column name="DataRAM_31_load_reg_1116">32, 0, 32, 0</column>
<column name="DataRAM_3_addr_reg_803">8, 0, 8, 0</column>
<column name="DataRAM_3_addr_reg_803_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_3_load_reg_976">32, 0, 32, 0</column>
<column name="DataRAM_4_addr_reg_809">8, 0, 8, 0</column>
<column name="DataRAM_4_addr_reg_809_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_4_load_reg_981">32, 0, 32, 0</column>
<column name="DataRAM_5_addr_reg_815">8, 0, 8, 0</column>
<column name="DataRAM_5_addr_reg_815_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_5_load_reg_986">32, 0, 32, 0</column>
<column name="DataRAM_6_addr_reg_821">8, 0, 8, 0</column>
<column name="DataRAM_6_addr_reg_821_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_6_load_reg_991">32, 0, 32, 0</column>
<column name="DataRAM_7_addr_reg_827">8, 0, 8, 0</column>
<column name="DataRAM_7_addr_reg_827_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_7_load_reg_996">32, 0, 32, 0</column>
<column name="DataRAM_8_addr_reg_833">8, 0, 8, 0</column>
<column name="DataRAM_8_addr_reg_833_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_8_load_reg_1001">32, 0, 32, 0</column>
<column name="DataRAM_9_addr_reg_839">8, 0, 8, 0</column>
<column name="DataRAM_9_addr_reg_839_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_9_load_reg_1006">32, 0, 32, 0</column>
<column name="DataRAM_addr_reg_785">8, 0, 8, 0</column>
<column name="DataRAM_addr_reg_785_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="DataRAM_load_reg_961">32, 0, 32, 0</column>
<column name="add_ln56_reg_1146">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_134">13, 0, 13, 0</column>
<column name="icmp_ln88_reg_775">1, 0, 1, 0</column>
<column name="sub_ln53_reg_1121">32, 0, 32, 0</column>
<column name="tmp_reg_1142">1, 0, 1, 0</column>
<column name="trunc_ln88_reg_779">4, 0, 4, 0</column>
<column name="trunc_ln88_reg_779_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="zext_ln88_cast_reg_770">31, 0, 32, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_SUB_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_SUB_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_SUB_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_SUB_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_SUB_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_SUB_LOOP, return value</column>
<column name="DataRAM_31_address0">out, 8, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_ce0">out, 1, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_31_q0">in, 32, ap_memory, DataRAM_31, array</column>
<column name="DataRAM_30_address0">out, 8, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_ce0">out, 1, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_30_q0">in, 32, ap_memory, DataRAM_30, array</column>
<column name="DataRAM_29_address0">out, 8, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_ce0">out, 1, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_29_q0">in, 32, ap_memory, DataRAM_29, array</column>
<column name="DataRAM_28_address0">out, 8, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_ce0">out, 1, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_28_q0">in, 32, ap_memory, DataRAM_28, array</column>
<column name="DataRAM_27_address0">out, 8, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_ce0">out, 1, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_27_q0">in, 32, ap_memory, DataRAM_27, array</column>
<column name="DataRAM_26_address0">out, 8, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_ce0">out, 1, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_26_q0">in, 32, ap_memory, DataRAM_26, array</column>
<column name="DataRAM_25_address0">out, 8, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_ce0">out, 1, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_25_q0">in, 32, ap_memory, DataRAM_25, array</column>
<column name="DataRAM_24_address0">out, 8, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_ce0">out, 1, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_24_q0">in, 32, ap_memory, DataRAM_24, array</column>
<column name="DataRAM_23_address0">out, 8, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_ce0">out, 1, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_23_q0">in, 32, ap_memory, DataRAM_23, array</column>
<column name="DataRAM_22_address0">out, 8, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_ce0">out, 1, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_22_q0">in, 32, ap_memory, DataRAM_22, array</column>
<column name="DataRAM_21_address0">out, 8, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_ce0">out, 1, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_21_q0">in, 32, ap_memory, DataRAM_21, array</column>
<column name="DataRAM_20_address0">out, 8, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_ce0">out, 1, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_20_q0">in, 32, ap_memory, DataRAM_20, array</column>
<column name="DataRAM_19_address0">out, 8, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_ce0">out, 1, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_19_q0">in, 32, ap_memory, DataRAM_19, array</column>
<column name="DataRAM_18_address0">out, 8, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_ce0">out, 1, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_18_q0">in, 32, ap_memory, DataRAM_18, array</column>
<column name="DataRAM_17_address0">out, 8, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_ce0">out, 1, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_17_q0">in, 32, ap_memory, DataRAM_17, array</column>
<column name="DataRAM_16_address0">out, 8, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_ce0">out, 1, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_16_q0">in, 32, ap_memory, DataRAM_16, array</column>
<column name="DataRAM_15_address0">out, 8, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_ce0">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_we0">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_d0">out, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_address1">out, 8, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_ce1">out, 1, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_15_q1">in, 32, ap_memory, DataRAM_15, array</column>
<column name="DataRAM_14_address0">out, 8, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_ce0">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_we0">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_d0">out, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_address1">out, 8, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_ce1">out, 1, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_14_q1">in, 32, ap_memory, DataRAM_14, array</column>
<column name="DataRAM_13_address0">out, 8, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_ce0">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_we0">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_d0">out, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_address1">out, 8, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_ce1">out, 1, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_13_q1">in, 32, ap_memory, DataRAM_13, array</column>
<column name="DataRAM_12_address0">out, 8, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_ce0">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_we0">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_d0">out, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_address1">out, 8, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_ce1">out, 1, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_12_q1">in, 32, ap_memory, DataRAM_12, array</column>
<column name="DataRAM_11_address0">out, 8, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_we0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_d0">out, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_address1">out, 8, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce1">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_q1">in, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_10_address0">out, 8, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_we0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_d0">out, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_address1">out, 8, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce1">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_q1">in, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_9_address0">out, 8, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_we0">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_d0">out, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_address1">out, 8, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_ce1">out, 1, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_9_q1">in, 32, ap_memory, DataRAM_9, array</column>
<column name="DataRAM_8_address0">out, 8, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_we0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_d0">out, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_address1">out, 8, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce1">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_q1">in, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_7_address0">out, 8, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d0">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_address1">out, 8, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce1">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_q1">in, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_6_address0">out, 8, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_we0">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_d0">out, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_address1">out, 8, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_ce1">out, 1, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_6_q1">in, 32, ap_memory, DataRAM_6, array</column>
<column name="DataRAM_5_address0">out, 8, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d0">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_address1">out, 8, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce1">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q1">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_4_address0">out, 8, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d0">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_address1">out, 8, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce1">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_q1">in, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_3_address0">out, 8, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_we0">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_d0">out, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_address1">out, 8, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_ce1">out, 1, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_3_q1">in, 32, ap_memory, DataRAM_3, array</column>
<column name="DataRAM_2_address0">out, 8, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d0">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_address1">out, 8, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce1">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q1">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_1_address0">out, 8, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d0">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_address1">out, 8, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce1">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_q1">in, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_address0">out, 8, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_we0">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_d0">out, 32, ap_memory, DataRAM, array</column>
<column name="DataRAM_address1">out, 8, ap_memory, DataRAM, array</column>
<column name="DataRAM_ce1">out, 1, ap_memory, DataRAM, array</column>
<column name="DataRAM_q1">in, 32, ap_memory, DataRAM, array</column>
<column name="zext_ln88">in, 31, ap_none, zext_ln88, scalar</column>
</table>
</item>
</section>
</profile>
