<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="g80_defs.xml" />
<import file="memory/g80_vm.xml" />
<import file="display/nv_vga.xml" />

<group name="pci_config_head">
	<reg32 offset="0x00" name="PCIID">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="DEVICE"/>
	</reg32>
	<reg32 offset="0x04" name="CMD_STA">
		<bitfield low="0" high="15" name="COMMAND">
			<bitfield pos="0" name="IO"/>
			<bitfield pos="1" name="MEMORY"/>
			<bitfield pos="2" name="MASTER"/>
			<bitfield pos="3" name="SPECIAL"/>
			<bitfield pos="4" name="INVALIDATE"/>
			<bitfield pos="5" name="VGA_PALETTE"/>
			<bitfield pos="6" name="PARITY"/>
			<bitfield pos="7" name="WAIT"/>
			<bitfield pos="8" name="SERR"/>
			<bitfield pos="9" name="FAST_BACK"/>
			<bitfield pos="10" name="INTX_DISABLE"/>
		</bitfield>
		<bitfield low="16" high="31" name="STATUS">
			<bitfield pos="3" name="INTERRUPT"/>
			<bitfield pos="4" name="CAP_LIST"/>
			<bitfield pos="5" name="66MHZ"/>
			<bitfield pos="6" name="UDF"/>
			<bitfield pos="7" name="FAST_BACK"/>
			<bitfield pos="8" name="PARITY"/>
			<bitfield low="9" high="10" name="DEVSEL">
				<value value="0" name="FAST"/>
				<value value="1" name="MEDIUM"/>
				<value value="2" name="SLOW"/>
			</bitfield>
			<bitfield pos="11" name="SIG_TARGET_ABORT"/>
			<bitfield pos="12" name="REC_TARGET_ABORT"/>
			<bitfield pos="13" name="REC_MASTER_ABORT"/>
			<bitfield pos="14" name="SIG_SYSTEM_ERROR"/>
			<bitfield pos="15" name="DETECTED_PARITY"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x08" name="REV_CLASS">
		<bitfield low="0" high="7" name="REVISION"/>
		<bitfield low="8" high="15" name="PROG_IF"/>
		<bitfield low="16" high="23" name="SUBCLASS"/>
		<bitfield low="24" high="31" name="CLASS"/>
	</reg32>
	<reg32 offset="0x0c" name="MISC0C">
		<bitfield low="0" high="7" name="CACHE_LINE_SIZE"/>
		<bitfield low="8" high="15" name="LATENCY_TIMER"/>
		<bitfield low="16" high="22" name="HEADER_TYPE">
			<value value="0" name="NORMAL"/>
			<value value="1" name="BRIDGE"/>
			<value value="2" name="CARDBUS"/>
		</bitfield>
		<bitfield pos="23" name="MULTI_FUN"/>
		<bitfield low="24" high="31" name="BIST">
			<bitfield low="0" high="3" name="CODE"/>
			<bitfield pos="6" name="START"/>
			<bitfield pos="7" name="CAPABLE"/>
		</bitfield>
	</reg32>
</group>

<group name="pci_config_normal">
	<reg32 offset="0x10" name="BAR" length="6"/>
	<reg32 offset="0x28" name="CARDBUS_CIS"/>
	<reg32 offset="0x2c" name="SUBSYSTEM_ID">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="SUBSYSTEM"/>
	</reg32>
	<reg32 offset="0x30" name="ROM_ADDRESS">
		<bitfield pos="0" name="ENABLE"/>
		<bitfield low="11" high="31" name="ADDRESS" shr="11"/>
	</reg32>
	<reg32 offset="0x34" name="CAPABILITY_LIST">
		<bitfield low="0" high="7" name="PTR"/>
	</reg32>
	<reg32 offset="0x3c" name="MISC3C">
		<bitfield low="0" high="7" name="INTR_LINE"/>
		<bitfield low="8" high="15" name="INTR_PIN"/>
		<bitfield low="16" high="23" name="MIN_GRANT"/>
		<bitfield low="24" high="31" name="MAX_LATENCY"/>
	</reg32>
</group>

<group name="pci_config_agp">
	<reg32 offset="0x00" name="AGP_HEAD">
		<bitfield low="0" high="7" name="CAP_ID">
			<value value="2" name="AGP"/>
		</bitfield>
		<bitfield low="8" high="15" name="NEXT_CAP_PTR"/>
		<bitfield low="16" high="23" name="VERSION"/>
		<bitfield low="24" high="31" name="RFU"/>
	</reg32>
	<reg32 offset="0x04" name="AGP_STATUS">
		<bitfield pos="0" name="1X"/>
		<bitfield pos="1" name="2X"/>
		<bitfield pos="2" name="4X"/>
		<bitfield pos="4" name="FW"/>
		<bitfield pos="5" name="64BIT"/>
		<bitfield pos="9" name="SBA"/>
		<bitfield low="24" high="31" name="RQ"/>
	</reg32>
	<reg32 offset="0x08" name="AGP_COMMAND">
		<bitfield pos="0" name="1X"/>
		<bitfield pos="1" name="2X"/>
		<bitfield pos="2" name="4X"/>
		<bitfield pos="4" name="FW"/>
		<bitfield pos="5" name="64BIT"/>
		<bitfield pos="8" name="AGP"/>
		<bitfield pos="9" name="SBA"/>
		<bitfield low="24" high="31" name="RQ"/>
	</reg32>
</group>

<group name="pci_config_pm">
	<reg32 offset="0x00" name="PM_HEAD">
		<bitfield low="0" high="7" name="CAP_ID">
			<value value="1" name="PM"/>
		</bitfield>
		<bitfield low="8" high="15" name="NEXT_CAP_PTR"/>
		<bitfield low="16" high="31" name="PMC">
			<bitfield low="0" high="2" name="VERSION"/>
			<bitfield pos="3" name="PME_CLOCK"/>
			<bitfield pos="5" name="DSI"/>
			<bitfield low="6" high="8" name="AUX_POWER"/>
			<bitfield pos="9" name="D1"/>
			<bitfield pos="10" name="D2"/>
			<bitfield pos="11" name="PME_D0"/>
			<bitfield pos="12" name="PME_D1"/>
			<bitfield pos="13" name="PME_D2"/>
			<bitfield pos="14" name="PME_D3"/>
			<bitfield pos="15" name="PME_D3_COLD"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x04" name="PM_CTRL">
		<bitfield low="0" high="1" name="STATE"/>
		<bitfield pos="3" name="NO_SOFT_RESET"/>
		<bitfield pos="8" name="PME_ENABLE"/>
		<bitfield low="9" high="12" name="DATA_SELECT"/>
		<bitfield low="13" high="14" name="DATA_SCALE"/>
		<bitfield pos="15" name="PME_STATUS"/>
		<bitfield pos="22" name="PPB_B2_B3"/>
		<bitfield pos="23" name="BPCC_ENABLE"/>
		<bitfield low="24" high="31" name="DATA"/>
	</reg32>
</group>

<group name="pci_config_msi64_nomask">
	<reg32 offset="0x00" name="MSI_HEAD">
		<bitfield low="0" high="7" name="CAP_ID">
			<value value="5" name="MSI"/>
		</bitfield>
		<bitfield low="8" high="15" name="NEXT_CAP_PTR"/>
		<bitfield pos="16" name="ENABLE"/>
		<bitfield low="17" high="19" name="QMASK"/>
		<bitfield low="20" high="22" name="QSIZE"/>
		<bitfield pos="23" name="64BIT"/>
		<bitfield pos="24" name="MASK"/>
	</reg32>
	<reg32 offset="0x04" name="ADDRESS_LOW"/>
	<reg32 offset="0x08" name="ADDRESS_HIGH"/>
	<reg32 offset="0x0c" name="DATA"/>
</group>

<group name="pci_config_exp_endpoint">
	<reg32 offset="0x00" name="EXP_HEAD">
		<bitfield low="0" high="7" name="CAP_ID">
			<value value="0x10" name="EXP"/>
		</bitfield>
		<bitfield low="8" high="15" name="NEXT_CAP_PTR"/>
		<bitfield low="16" high="19" name="VERSION"/>
		<bitfield low="20" high="23" name="TYPE">
			<value value="0" name="ENDPOINT"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x04" name="EXP_DEV_CAP">
		<bitfield low="0" high="2" name="MAX_PAYLOAD"/>
		<bitfield low="3" high="4" name="PHANTOM_FUNCTIONS"/>
		<bitfield pos="5" name="EXT_TAG"/>
		<bitfield low="6" high="8" name="L0S_LAT"/>
		<bitfield low="9" high="11" name="L1_LAT"/>
		<bitfield pos="12" name="ATN_BUT"/>
		<bitfield pos="13" name="ATN_LED"/>
		<bitfield pos="14" name="PWR_LED"/>
	</reg32>
	<reg32 offset="0x08" name="EXP_DEV_CMD_STA">
		<bitfield low="0" high="15" name="CMD">
			<bitfield pos="0" name="CERE"/>
			<bitfield pos="1" name="NFERE"/>
			<bitfield pos="2" name="FERE"/>
			<bitfield pos="3" name="URRE"/>
			<bitfield pos="4" name="RELAX_EN"/>
			<bitfield low="5" high="7" name="MAX_PAYLOAD"/>
			<bitfield pos="8" name="EXT_TAG"/>
			<bitfield pos="9" name="PHANTOM"/>
			<bitfield pos="10" name="AUX_PME"/>
			<bitfield pos="11" name="NOSNOOP"/>
			<bitfield low="12" high="14" name="READRQ"/>
		</bitfield>
		<bitfield low="16" high="31" name="STA">
			<bitfield pos="0" name="CED"/>
			<bitfield pos="1" name="NFED"/>
			<bitfield pos="2" name="FED"/>
			<bitfield pos="3" name="URD"/>
			<bitfield pos="4" name="AUXPD"/>
			<bitfield pos="5" name="TRPND"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x0c" name="EXP_LNK_CAP">
		<bitfield high="3" low="0" name="SPEED">
			<value value="1" name="2_5GT"/>
			<value value="2" name="5_0GT"/>
			<value value="3" name="8_0GT"/>
		</bitfield>
		<bitfield high="9" low="4" name="WIDTH" type="int"/>
		<bitfield low="10" high="11" name="ASPMS"/>
		<bitfield low="12" high="14" name="L0SEL"/>
		<bitfield low="15" high="17" name="L1EL"/>
		<bitfield pos="18" name="CLKPM"/>
		<bitfield pos="19" name="SDERC"/>
		<bitfield pos="20" name="DLLLARC"/>
		<bitfield pos="21" name="LBNC"/>
		<bitfield low="24" high="31" name="PORT"/>
	</reg32>
	<reg32 offset="0x10" name="EXP_LNK_CMD_STA">
		<bitfield low="0" high="15" name="CMD">
			<bitfield low="0" high="1" name="ASPMC"/>
			<bitfield pos="3" name="RCB"/>
			<bitfield pos="6" name="CCC"/>
			<bitfield pos="7" name="XSYNCH"/>
			<bitfield pos="8" name="CLOCKPM"/>
			<bitfield pos="9" name="HWAUTWD"/><!-- Hardware Autonomous Width Disable -->
			<bitfield pos="10" name="BWMIE"/><!-- Bandwidth Mgmt Interrupt Enable -->
			<bitfield pos="11" name="AUTBWIE"/><!-- Autonomous Bandwidth Mgmt IntrEn -->
		</bitfield>
		<bitfield low="16" high="31" name="STA">
			<bitfield high="3" low="0" name="SPEED">
				<value value="1" name="2_5GT"/>
				<value value="2" name="5_0GT"/>
				<value value="3" name="8_0GT"/>
			</bitfield>
			<bitfield high="9" low="4" name="WIDTH" type="int"/>
			<bitfield pos="12" name="SL_CLK"/><!-- Slot Clock Configuration -->
			<bitfield pos="13" name="DL_ACT"/><!-- Data Link Layer State -->
			<bitfield pos="14" name="BWMGMT"/><!-- Bandwidth Mgmt Status -->
			<bitfield pos="15" name="AUTBW"/><!-- Autonomous Bandwidth Mgmt -->
		</bitfield>
	</reg32>
</group>

<bitset name="pci_config_pwr_bdgt_data" inline="yes">
	<bitfield low="0" high="7" name="BASE"/>
	<bitfield low="8" high="9" name="SCALE">
		<value value="0" name="1"/>
		<value value="1" name="0P1"/>
		<value value="2" name="0P01"/>
		<value value="3" name="0P001"/>
	</bitfield>
	<bitfield low="10" high="12" name="PM_SUB"/>
	<bitfield low="13" high="14" name="PM_STATE"/>
	<bitfield low="15" high="17" name="TYPE">
		<value value="0" name="PMEAUX"/>
		<value value="1" name="AUX"/>
		<value value="2" name="IDLE"/>
		<value value="3" name="SUSTAINED"/>
		<value value="7" name="MAX"/>
	</bitfield>
	<bitfield low="18" high="20" name="RAIL">
		<value value="0" name="12V"/>
		<value value="1" name="3P3V"/>
		<value value="2" name="1P8V"/>
		<value value="7" name="THERM"/>
	</bitfield>
</bitset>

<group name="pci_config_pwr_bdgt">
	<reg32 offset="0x0" name="PWR_BDGT_HEAD">
		<bitfield low="0" high="15" name="CAP_ID">
			<value value="0x04" name="PWR_BDGT"/>
		</bitfield>
		<bitfield low="16" high="19" name="VERSION"/>
		<bitfield low="20" high="31" name="NEXT_CAP_PTR"/>
	</reg32>
	<reg32 offset="0x4" name="PWR_BDGT_IDX"/>
	<reg32 offset="0x8" name="PWR_BDGT_DATA" type="pci_config_pwr_bdgt_data"/>
	<reg32 offset="0xc" name="PWR_BDGT_SYSTEM" type="boolean"/>
</group>


<group name="nv_pci">
	<use-group name="pci_config_head"/>
	<use-group name="pci_config_normal"/>
	<reg32 offset="0x40" name="SUBSYSTEM_ID_WR">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="SUBSYSTEM"/>
	</reg32>
	<stripe offset="0x44">
		<use-group name="pci_config_agp"/>
	</stripe>
	<reg32 offset="0x50" name="ROM_SHADOW_ENABLE"/>
	<reg32 offset="0x54" name="VGA_ENABLE"/>
	<reg32 offset="0x5c" name="OVERRIDE">
		<bitfield pos="4" name="DEVID_WR" variants="NV40-"/>
		<bitfield pos="5" name="DEVID_RD" variants="NV40-"/>
		<bitfield pos="6" name="REV_WR" variants="NV40-"/>
		<bitfield pos="7" name="REV_RD" variants="NV40-"/>
		<bitfield pos="8" name="AGP_CAP_DIS" variants="NV40:NV41"/> <!-- maybe NV44A? -->
	</reg32>
	<stripe offset="0x60">
		<use-group name="pci_config_pm"/>
	</stripe>
	<stripe offset="0x68" variants="NV41-">
		<use-group name="pci_config_msi64_nomask"/>
	</stripe>
	<stripe offset="0x78" variants="NV41-">
		<use-group name="pci_config_exp_endpoint"/>
	</stripe>
	<array offset="0xb4" name="MSG" stride="0x14" length="1" variants="GT215-">
		<reg32 offset="0x00" name="HEAD">
			<bitfield low="0" high="7" name="CAP_ID">
				<value value="0x09" name="VENDOR"/>
			</bitfield>
			<bitfield low="8" high="15" name="NEXT_CAP_PTR"/>
			<bitfield low="16" high="23" name="LENGTH"/> <!-- always 0x14 -->
			<bitfield low="24" high="31" name="UNK24"/> <!-- always 1 -->
		</reg32>
		<reg32 offset="0x04" name="COMMAND">
			<bitfield low="0" high="30" name="CMD"/>
			<bitfield pos="31" name="INTR"/> <!-- not a trigger - INTR bit 1 is *aliased* here -->
		</reg32>
		<reg32 offset="0x08" name="DATA" length="2"/>
		<reg32 offset="0x10" name="MUTEX_TOKEN"/> <!-- works like PDAEMON's MUTEX_TOKEN, except 0x01-0xff are valid locked values -->
	</array>
	<!-- XXX: G98/G200 also have some regs here, but different, and don't seem to work -->
	<reg32 offset="0x0f4" name="FAKEFB_BASE" shr="12" align="0x100" variants="MCP77:GF100"/> <!-- ie. has effective 1MB alignment -->
	<reg32 offset="0x0f8" name="FAKEFB_SIZE" shr="12" align="0x100" variants="MCP77:GF100"/>
	<!-- XXX: 100+ VC cap -->
	<stripe offset="0x128" variants="NV41-">
		<use-group name="pci_config_pwr_bdgt"/>
	</stripe>
	<!-- PWR_BDGT underlying storage, rw -->
	<reg32 offset="0x15c" name="PWR_BDGT_DATA_BACK" length="6" type="pci_config_pwr_bdgt_data" variants="NV41-"/>
	<reg32 offset="0x198" name="P2P_OUT_WRITE_SETUP_ADDR_LOW" stride="8" length="3" variants="G80:GF100"/>
	<reg32 offset="0x19c" name="P2P_OUT_WRITE_SETUP_ADDR_HIGH" stride="8" length="3" variants="G80:GF100"/>
	<reg32 offset="0x1b0" name="P2P_OUT_WRITE_WINDOW_ADDR_LOW" stride="8" length="3" variants="G80:GF100"/>
	<reg32 offset="0x1b4" name="P2P_OUT_WRITE_WINDOW_ADDR_HIGH" stride="8" length="3" variants="G80:GF100"/>
	<reg32 offset="0x1c8" name="P2P_OUT_READ_REQUEST_ADDR_LOW" stride="8" length="3" variants="G80:GF100"/>
	<reg32 offset="0x1cc" name="P2P_OUT_READ_REQUEST_ADDR_HIGH" stride="8" length="3" variants="G80:GF100"/>
	<array offset="0x200" stride="0x80" length="3">
		<reg32 offset="0" name="P2P_READ_REPLY" length="32"/>
	</array>
	<reg32 offset="0x380" name="P2P_OUT_WRITE_SETUP_0_LAST" stride="8" length="3" variants="G80:GF100">
		<!-- read only -->
		<bitfield low="16" high="31" name="ADDRESS" shr="16"/>
	</reg32>
	<reg32 offset="0x384" name="P2P_OUT_WRITE_SETUP_1_LAST" stride="8" length="3" variants="G80:GF100">
		<!-- read only -->
		<bitfield low="0" high="6" name="STORAGE_TYPE" type="G80_STORAGE_TYPE"/>
		<bitfield low="7" high="8" name="COMPRESSION" type="G80_COMPRESSION"/>
		<bitfield low="9" high="20" name="TAG"/>
		<bitfield pos="21" name="PART_CYCLE">
			<value value="0" name="SHORT"/>
			<value value="1" name="LONG"/>
		</bitfield>
		<!-- write 1 to clear -->
		<bitfield pos="22" name="ERR_UNINITIALIZED_READ"/>
		<bitfield pos="23" name="ERR_UNINITIALIZED_WRITE"/>
	</reg32>
	<bitset name="g84_pci_intr" inline="yes">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="1" name="MSG" variants="GT215-"/>
		<bitfield pos="2" name="UNK2" variants="GT215-"/>
		<!-- XXX: following variants not certain -->
		<bitfield pos="3" name="UNK3" variants="GF100-"/>
		<bitfield pos="4" name="UNK4" variants="GF100-"/>
		<bitfield pos="5" name="UNK5" variants="GF119-"/>
		<bitfield pos="8" name="UNK8" variants="GK104-"/>
		<bitfield pos="9" name="UNK9" variants="GK104-"/>
	</bitset>
	<reg32 offset="0x41c" name="CONFIG" variants="G84-">
		<bitfield pos="8" name="AER_EN"/>
		<bitfield pos="9" name="UNK9"/> <!-- goes to 60c bit 1 -->
		<bitfield pos="10" name="UNK600_CAP_EN"/>
		<bitfield low="11" high="12" name="GEN2_DIS">
			<doc>Set to 3 to disable gen2</doc>
			<!-- XXX: figure it out -->
		</bitfield>
		<bitfield pos="17" name="MSG_CAP_EN" variants="GT215-"/>
		<bitfield pos="18" name="CLKPM" variants="GT215-"/> <!-- goes to EXP_LNK_CAP -->
		<bitfield low="19" high="21" name="L1_LAT" variants="GT215-"/> <!-- goes to EXP_DEV_CAP -->
		<bitfield pos="23" name="INTR_ROUTE" variants="GT215-">
			<value value="0" name="PMC"/>
			<value value="1" name="DAEMON"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x1c8" name="P2P_READ_REPLY_ADDR_LOW" stride="8" length="3" variants="G80:GF100"/>
	<reg32 offset="0x1cc" name="P2P_READ_REPLY_ADDR_HIGH" stride="8" length="3" variants="G80:GF100"/>
	<!-- XXX: 420+ is AER -->
	<reg32 offset="0x480" name="INTR" variants="G84-" type="g84_pci_intr"/>
	<reg32 offset="0x484" name="INTR_EN" variants="G84-" type="g84_pci_intr"/>
	<!-- XXX: 600+ is another vendor-specific cap -->
	<reg32 offset="0x700" name="GPU_RESET" variants="GT215-">
		<!-- this thing resets *everything* -->
		<bitfield pos="0" name="TRIGGER"/>
		<bitfield low="1" high="11" name="TIME"/>
	</reg32>
</group>

<group name="nv_pci_hda">
	<use-group name="pci_config_head"/>
	<use-group name="pci_config_normal"/>
	<reg32 offset="0x40" name="SUBSYSTEM_ID_WR">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="SUBSYSTEM"/>
	</reg32>
	<stripe offset="0x60">
		<use-group name="pci_config_pm"/>
	</stripe>
	<stripe offset="0x68">
		<use-group name="pci_config_msi64_nomask"/>
	</stripe>
	<stripe offset="0x78">
		<use-group name="pci_config_exp_endpoint"/>
	</stripe>

	<!-- XXX: 100+ AER cap -->

	<reg32 offset="0x41c" name="CONFIG">
		<bitfield pos="8" name="AER_EN"/>
		<bitfield low="19" high="21" name="L1_LAT"/>
	</reg32>
</group>

<!-- XXX: find a better name! -->
<group name="nv_pci_2">
	<!-- XXX: find a better name! -->
	<reg32 offset="0x40" name="CONFIG_LINK">
		<bitfield pos="0" name="COMMIT"/>
		<!-- XXX: will need to fix this when we are done! -->
		<bitfield low="18" high="19" name="SPEED">
			<value value="0" name="8.0 GT/s"/>
			<value value="1" name="5.0 GT/s"/>
			<value value="2" name="2.5 GT/s"/>
		</bitfield>
	</reg32>
</group>

<domain name="NV_PCI" varset="chipset">
	<use-group name="nv_pci"/>
</domain>

<domain name="NV_PCI_HDA" varset="chipset">
	<use-group name="nv_pci_hda"/>
</domain>

<domain name="NV_MMIO" bare="yes" prefix="chipset">
	<array offset="0x88000" name="PPCI" stride="0x1000" length="1" variants="NV40-">
		<use-group name="nv_pci"/>
	</array>

	<array offset="0x8a000" name="PPCI_HDA" stride="0x1000" length="1" variants="GT215-">
		<use-group name="nv_pci_hda"/>
	</array>

	<array offset="0x2ff000" name="PBRIDGE_PCI" stride="0x1000" length="1" variants="MCP77 MCP79 MCP89">
	</array>

	<array offset="0x8c000" name="PPCI_2" stride="0x1000" length="1" variants="GK104-">
		<use-group name="nv_pci_2"/>
	</array>

</domain>

</database>
