
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102547                       # Number of seconds simulated
sim_ticks                                102547366899                       # Number of ticks simulated
final_tick                               628734351663                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164233                       # Simulator instruction rate (inst/s)
host_op_rate                                   204626                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1898517                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371540                       # Number of bytes of host memory used
host_seconds                                 54014.45                       # Real time elapsed on the host
sim_insts                                  8870976300                       # Number of instructions simulated
sim_ops                                   11052740615                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1665280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1665152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3377920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       779264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3379328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1674880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3382912                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16741888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5831552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5831552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13009                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        26390                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6088                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        26401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13085                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        26429                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                130796                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           45559                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                45559                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7596568                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16239130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16237882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32940095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7599064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32953825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16332745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     32988775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               163260048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48680                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             371965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56866911                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56866911                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56866911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7596568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16239130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16237882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32940095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7599064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32953825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16332745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     32988775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              220126959                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22050738                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18358874                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001107                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486470                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080524                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373141                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92953                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191863140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120949135                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22050738                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453665                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25215632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5565521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9455205                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11910470                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230080257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.646025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204864625     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1546917      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1954325      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093371      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1306481      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1681824      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951113      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892553      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789048      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230080257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089667                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491829                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190734440                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10692719                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25095570                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11799                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3545727                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3356825                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          541                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147835180                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2574                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3545727                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190928037                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617334                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9535501                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24913899                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       539755                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146924002                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77484                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205206406                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683278892                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683278892                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33319872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35694                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18646                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1900122                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13748049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80874                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1635751                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143449452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137699644                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126650                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17277574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35063610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1437                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230080257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171723313     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26622934     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10881410      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6098513      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8263018      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2539364      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498423      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347335      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105947      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230080257                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939392     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127831     10.74%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122785     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116005385     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882906      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12618365      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7175941      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137699644                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559944                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1190008                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008642                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506796202                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160763511                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134116071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138889652                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102014                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2576115                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        98677                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3545727                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469772                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59343                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143485284                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       111744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13748049                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198013                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18647                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2309080                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135300053                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414564                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2399590                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19589900                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138078                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175336                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550186                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134116509                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134116071                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80369061                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215863413                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545371                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372314                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20262528                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018241                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226534530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543949                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174381688     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26430008     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592828      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783834      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375861      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836753      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816888      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865758      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450912      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226534530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450912                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367568749                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290517431                       # The number of ROB writes
system.switch_cpus0.timesIdled                2905196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15836691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608804088                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187413891                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136743608                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19343220                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15862380                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1896872                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8106917                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7561492                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1988075                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85589                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184759777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109897865                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19343220                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9549567                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24183865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5372230                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9980843                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11380467                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1882781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222369332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198185467     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2624534      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3037621      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1669479      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1911951      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1063775      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          718832      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1868686      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11288987      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222369332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078658                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446890                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183257950                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11511100                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23980468                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       192703                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3427109                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3139478                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17738                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134162897                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        87995                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3427109                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       183552432                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4123572                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6563855                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23889192                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       813170                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134080277                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        210422                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       375116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    186357641                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    624248383                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    624248383                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159308488                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27049122                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35367                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19832                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2172711                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12809693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6974546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       184040                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1544761                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133882739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126614817                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       179209                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16588721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38219067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222369332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569390                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260149                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169006096     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21473257      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11540166      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7974407      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6969179      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3565337      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       868421      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       555672      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416797      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222369332                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          33601     12.32%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116390     42.69%     55.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122674     44.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105983943     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1976972      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15514      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11713478      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6924910      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126614817                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514868                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             272665                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476050835                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150508106                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124504668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126887482                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320141                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2253424                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1196                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       144394                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7757                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1209                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3427109                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3662452                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       140399                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133918309                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53752                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12809693                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6974546                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19819                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         98382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1196                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1101125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1062630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2163755                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124740632                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11000819                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1874180                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17924267                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17461251                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6923448                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507247                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124506785                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124504668                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74002187                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193774859                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506287                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381898                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93550847                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114775562                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19144287                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1907693                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218942223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524228                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172053404     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21743624      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9112940      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5477890      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3787477      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2450995      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1269189      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1021261      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2025443      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218942223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93550847                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114775562                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17386413                       # Number of memory references committed
system.switch_cpus1.commit.loads             10556264                       # Number of loads committed
system.switch_cpus1.commit.membars              15612                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16426321                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103474842                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2335127                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2025443                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           350835992                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271266901                       # The number of ROB writes
system.switch_cpus1.timesIdled                2831106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23547616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93550847                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114775562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93550847                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.628698                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.628698                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380416                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380416                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562711156                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172808923                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125218310                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31266                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus2.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19366446                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15882354                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1900953                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8134891                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7574687                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1991025                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85861                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    185080019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             110037356                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19366446                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9565712                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24217213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5382280                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9900234                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11401035                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1887102                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    222648065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.604344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198430852     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2627466      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3041481      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1673153      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1916472      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1064010      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          722839      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1871165      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11300627      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    222648065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078752                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.447457                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183574896                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11433853                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24014425                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       192051                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3432838                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3142035                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17761                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     134338336                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        87984                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3432838                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183869175                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4106051                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6504765                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23922772                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       812462                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134255209                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        209091                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       375466                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    186602596                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    625078027                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    625078027                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159537601                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27064995                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35581                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20011                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2173040                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12828876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6983246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       183723                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1546811                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         134056642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        126785286                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       178661                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16596130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38247343                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    222648065                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.569443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260186                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169210585     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21506665      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11553768      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7985032      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6978941      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3569630      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       869270      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       556937      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417237      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    222648065                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          33484     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116476     42.68%     54.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122930     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    106126398     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1979818      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15537      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11730405      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6933128      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     126785286                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515561                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             272890                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    476670188                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150689644                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    124674317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     127058176                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       319731                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2257426                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1194                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       143267                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7771                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1299                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3432838                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3641808                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       139447                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    134092441                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12828876                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6983246                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20024                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1194                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1105914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1062086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2168000                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    124909774                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11015475                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1875512                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17947079                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17483149                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6931604                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507935                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             124676202                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            124674317                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74105356                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        194048557                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.506977                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381891                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93685407                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114940634                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19152969                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1911879                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    219215227                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342495                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172256551     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21777270      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9125955      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5485482      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3794177      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2454864      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1270086      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1023272      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2027570      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    219215227                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93685407                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114940634                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17411429                       # Number of memory references committed
system.switch_cpus2.commit.loads             10571450                       # Number of loads committed
system.switch_cpus2.commit.membars              15636                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16449962                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103623627                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2338475                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2027570                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           351280623                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271620111                       # The number of ROB writes
system.switch_cpus2.timesIdled                2836961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23268883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93685407                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114940634                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93685407                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.624923                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.624923                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380964                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380964                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       563484464                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      173044526                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      125377482                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus3.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18261297                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16477839                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       955923                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      6886002                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6529788                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1009962                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        42329                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    193704218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             114843940                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18261297                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      7539750                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22712165                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3002021                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      12753455                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11114155                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       960564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    231192099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.900452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208479934     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          810232      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1652869      0.71%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          703949      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3777125      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3361492      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          654028      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1361291      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10391179      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    231192099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074258                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467003                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       192388351                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     14081086                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22629059                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        71833                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2021765                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1603116                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     134663648                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2752                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2021765                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       192600604                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       12387696                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1003287                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22506531                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       672211                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     134592932                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          588                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        305562                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       236825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         5146                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    157996195                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    633940830                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    633940830                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    140248619                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        17747564                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15616                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         7877                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1636404                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     31767288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16072054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       147184                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       778899                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         134333172                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        15664                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129185517                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71434                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     10294195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     24684811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    231192099                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558780                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.354060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    185111633     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     13899291      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11344227      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      4906100      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6180969      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5942670      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3374488      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       266450      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       166271      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    231192099                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         326407     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2523438     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        73191      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     81029247     62.72%     62.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1128295      0.87%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7736      0.01%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     30984894     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     16035345     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129185517                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525322                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            2923036                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022627                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    492557603                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    144646356                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128087110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     132108553                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       231240                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1216231                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          506                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3332                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        98078                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        11405                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2021765                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       11957837                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       194458                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    134348912                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     31767288                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16072054                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7880                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        128914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           82                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3332                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       558337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       562280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1120617                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128284312                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     30880306                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       901205                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            46914151                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16810654                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          16033845                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521657                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128090667                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128087110                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         69176467                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        136375732                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520855                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507249                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104100117                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    122334575                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12028686                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        15592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       976880                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    229170334                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533815                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    184750149     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16254309      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7608844      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7510485      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2053768      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      8682885      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       650708      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       476110      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1183076      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    229170334                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104100117                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     122334575                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              46525026                       # Number of memory references committed
system.switch_cpus3.commit.loads             30551050                       # Number of loads committed
system.switch_cpus3.commit.membars               7784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16154825                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108784795                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1184874                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1183076                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           362350207                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          270748500                       # The number of ROB writes
system.switch_cpus3.timesIdled                4212251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               14724849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104100117                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            122334575                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104100117                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.362312                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.362312                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.423314                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.423314                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       634227253                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      148732451                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      160382328                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         15568                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22048779                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18357462                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2001570                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8473072                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8079181                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2372678                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        93301                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191842050                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             120933953                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22048779                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10451859                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25214389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5572466                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       9461873                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         11910898                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1913391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230071062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.646058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       204856673     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1545838      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1953301      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3092820      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1306669      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1683980      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1949815      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          892776      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12789190      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230071062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089659                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491767                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       190711742                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     10700782                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25094548                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        11798                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3552190                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3356446                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     147840005                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2623                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3552190                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190905466                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         617347                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9542708                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24912621                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       540726                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146929330                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         77702                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       377167                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    205194132                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    683300891                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    683300891                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171820189                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        33373932                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35635                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18594                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1903025                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13762419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7197557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        81088                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1634553                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143453011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        137670223                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       126942                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17319040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35212686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230071062                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598381                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320183                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    171730833     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26609561     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10880349      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6098422      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8263092      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2538951      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2497088      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1347081      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       105685      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230071062                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         938821     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        129171     10.85%     89.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122757     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    115983269     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1882519      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17040      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12611657      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7175738      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     137670223                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559824                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1190749                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008649                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    506729199                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160808481                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134089044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138860972                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       102331                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2594786                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          665                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       100964                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3552190                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         469840                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        58870                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143488783                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       112613                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13762419                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7197557                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18595                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         51370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          665                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1183678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1126279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2309957                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    135269515                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12407032                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2400708                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19582249                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19132835                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7175217                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.550062                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134089362                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134089044                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80354435                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        215844560                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545262                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372279                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99961381                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123175771                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20313640                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34375                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2018706                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226518872                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543777                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363805                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    174386242     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26420300     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9590463      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4778648      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4375409      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1834615      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1817927      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       865816      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2449452      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226518872                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99961381                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123175771                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18264223                       # Number of memory references committed
system.switch_cpus4.commit.loads             11167630                       # Number of loads committed
system.switch_cpus4.commit.membars              17148                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17854044                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110898296                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2543556                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2449452                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           367558129                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290531045                       # The number of ROB writes
system.switch_cpus4.timesIdled                2908182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15845886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99961381                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123175771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99961381                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.460120                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.460120                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406484                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406484                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       608658258                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      187367383                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136725154                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34346                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18264523                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16481101                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       961131                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7333106                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6545293                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1011327                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        42650                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    193920026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             114849297                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18264523                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7556620                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22722149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3005182                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      12458513                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11130169                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       965907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231120612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208398463     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          812441      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1655524      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          702580      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3780001      1.64%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3366842      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          660741      0.29%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1359849      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10384171      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231120612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074271                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467025                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       192623029                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13767290                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22638764                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        72093                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2019431                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1602601                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     134679539                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2736                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2019431                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       192833052                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       12073643                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1005915                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22518108                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       670458                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     134608163                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        302124                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       233931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        11095                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    158028082                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    634017922                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    634017922                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    140297250                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17730832                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15616                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7877                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1625249                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     31785293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16078676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       147680                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       778742                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         134351394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15665                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129254983                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71836                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10242263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     24419055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231120612                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559253                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354483                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    185004669     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13919174      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11355934      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4906647      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6176784      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5946956      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3377278      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       266944      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       166226      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231120612                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         326635     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2526532     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        73350      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     81078493     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1126822      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7739      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     31000580     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16041349     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129254983                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525604                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2926517                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    492628931                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    144612671                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    128153885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     132181500                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       233175                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1224243                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          522                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3355                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99438                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11415                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2019431                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11643495                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       192477                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    134367144                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     31785293                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16078676                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7877                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        127820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           90                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3355                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       564676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       561557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1126233                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    128350665                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     30895671                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       904318                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            46935246                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16818731                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16039575                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521927                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             128157296                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            128153885                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         69218586                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        136444942                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521127                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507300                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    104135659                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122376347                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12005122                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       982362                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229101181                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534159                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356294                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    184667367     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16254794      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7614711      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7510516      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2055007      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8689697      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       652285      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       476072      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1180732      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229101181                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    104135659                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122376347                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              46540288                       # Number of memory references committed
system.switch_cpus5.commit.loads             30561050                       # Number of loads committed
system.switch_cpus5.commit.membars               7788                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16160344                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108821948                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1185284                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1180732                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           362301606                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          270782581                       # The number of ROB writes
system.switch_cpus5.timesIdled                4223172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14796336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          104135659                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122376347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    104135659                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361506                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361506                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423459                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423459                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       634573420                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      148822121                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      160408629                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15576                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19347884                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15866084                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1898150                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8113527                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7563965                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1987668                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85692                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184796796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109929449                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19347884                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9551633                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24187818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5378221                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9945234                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11383415                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1883697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222379496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198191678     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2623339      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3037225      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1668889      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1913676      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1064100      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          719171      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1870751      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11290667      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222379496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078676                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447019                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183298583                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11471909                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23985660                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       191413                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3431929                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3140322                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        17720                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     134197968                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        87585                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3431929                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183592371                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4166696                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6484052                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23893789                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       810657                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     134115319                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        209338                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       374355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    186403768                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    624406392                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    624406392                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    159305531                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27098237                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35471                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19918                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2169226                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12809820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6976318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       182605                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1547524                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         133918287                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35550                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        126630466                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       179456                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16630379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38305248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4256                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222379496                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569434                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260207                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    169011038     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21474606      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11540144      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7977294      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6969637      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3565776      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       867919      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       555908      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       417174      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222379496                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34137     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        116242     42.58%     55.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122615     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    105997610     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1977458      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15514      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11713605      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6926279      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     126630466                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514932                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             272994                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    476092878                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    150585411                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    124523322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     126903460                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       318263                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2253790                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          770                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1197                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       146329                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7755                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1044                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3431929                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3699086                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       141227                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    133953958                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        52761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12809820                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6976318                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19922                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         99431                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1197                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1102395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1063506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2165901                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    124758827                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11001015                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1871639                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17925785                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17462290                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6924770                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507321                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             124525342                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            124523322                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74011393                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        193805791                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506363                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381884                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     93549013                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    114773318                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19181953                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1909066                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218947567                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524205                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342330                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    172056775     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21744222      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9114681      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5478198      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3787775      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2451142      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1269073      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1021716      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2023985      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218947567                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     93549013                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     114773318                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17386019                       # Number of memory references committed
system.switch_cpus6.commit.loads             10556030                       # Number of loads committed
system.switch_cpus6.commit.membars              15612                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16426012                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        103472783                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2335072                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2023985                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           350878216                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          271342545                       # The number of ROB writes
system.switch_cpus6.timesIdled                2832835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23537452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           93549013                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            114773318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     93549013                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628750                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628750                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380409                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380409                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562790454                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      172832338                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      125251806                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31266                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus7.numCycles               245916948                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18287596                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16501488                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       957165                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      6899678                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6539870                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1011241                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        42412                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    193941834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             114995669                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18287596                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      7551111                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22742796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3006500                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      12581342                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11127953                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       961716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231291561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.901242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208548765     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          811951      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1659028      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          701200      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         3781849      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3366505      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          653357      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1361553      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10407353      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231291561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074365                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467620                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       192634999                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     13900193                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22659340                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        72105                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2024919                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1605491                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     134839959                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2741                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2024919                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       192846866                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       12202270                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1009468                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22537255                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       670778                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     134768332                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        304239                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       235549                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         6480                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    158205008                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    634753685                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    634753685                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    140432097                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        17772899                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        15642                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         7893                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1633430                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     31807668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     16092613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       146936                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       780378                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         134508677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        15690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129352750                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        71289                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10312555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     24707890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231291561                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559263                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354672                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    185162657     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     13905281      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11356916      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      4914064      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6186187      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      5952863      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3379503      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       267356      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       166734      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231291561                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         327341     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2528220     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        73380      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     81135286     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1129622      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7746      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     31024015     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     16056081     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129352750                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526002                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            2928941                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022643                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    492997291                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    144840259                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    128254747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     132281691                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       232367                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1216368                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3342                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        97633                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11422                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2024919                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       11771069                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       194158                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    134524446                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     31807668                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     16092613                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         7896                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        129134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           80                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3342                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       558217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       564533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1122750                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    128451751                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     30921017                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       900999                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            46975578                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16833011                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          16054561                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522338                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             128258317                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            128254747                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         69266148                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        136528923                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521537                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507337                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104236634                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    122494900                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12044332                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       978185                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    229266642                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356545                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    184795332     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     16266936      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7617431      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7521414      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2055402      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      8697742      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       651906      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       476726      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1183753      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    229266642                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104236634                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     122494900                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              46586273                       # Number of memory references committed
system.switch_cpus7.commit.loads             30591293                       # Number of loads committed
system.switch_cpus7.commit.membars               7794                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16176010                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        108927308                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1186406                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1183753                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           362621809                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          271103605                       # The number of ROB writes
system.switch_cpus7.timesIdled                4218821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               14625387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104236634                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            122494900                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104236634                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.359218                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.359218                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423869                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423869                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       635056463                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      148929659                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      160594141                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15588                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.177238                       # Cycle average of tags in use
system.l20.total_refs                          287134                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.109055                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.102828                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.467597                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.613318                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.993496                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004509                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539701                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426024                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29034                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29036                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9222                       # number of Writeback hits
system.l20.Writeback_hits::total                 9222                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29240                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29242                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29240                       # number of overall hits
system.l20.overall_hits::total                  29242                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2761624258                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2812298364                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2761624258                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2812298364                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2761624258                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2812298364                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35120                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35159                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9222                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9222                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35326                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35365                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35326                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35365                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173292                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174152                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172281                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173137                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172281                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173137                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453766.720013                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 459300.729054                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453766.720013                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 459300.729054                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453766.720013                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 459300.729054                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2324419332                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2372436591                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2324419332                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2372436591                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2324419332                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2372436591                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173292                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174152                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172281                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173137                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172281                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173137                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381928.907657                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 387463.104851                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381928.907657                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 387463.104851                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381928.907657                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 387463.104851                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13048                       # number of replacements
system.l21.tagsinuse                      4095.463497                       # Cycle average of tags in use
system.l21.total_refs                          401133                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17142                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.400595                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           85.469511                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.720339                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2734.654550                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1266.619098                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020867                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002129                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.667640                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.309233                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        39204                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39205                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22192                       # number of Writeback hits
system.l21.Writeback_hits::total                22192                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          147                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        39351                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39352                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        39351                       # number of overall hits
system.l21.overall_hits::total                  39352                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13003                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13039                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13010                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13046                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13010                       # number of overall misses
system.l21.overall_misses::total                13046                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     30346185                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6623505931                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6653852116                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3966895                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3966895                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     30346185                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6627472826                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6657819011                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     30346185                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6627472826                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6657819011                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52207                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52244                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22192                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22192                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          154                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52361                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52398                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52361                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52398                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249066                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249579                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.045455                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.045455                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.248467                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.248979                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.248467                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.248979                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 842949.583333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 509382.906329                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 510303.866554                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 566699.285714                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 566699.285714                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 842949.583333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 509413.745273                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 510334.126246                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 842949.583333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 509413.745273                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 510334.126246                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7925                       # number of writebacks
system.l21.writebacks::total                     7925                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13003                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13039                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13010                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13046                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13010                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13046                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27748645                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5688607137                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5716355782                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3462164                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3462164                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27748645                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5692069301                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5719817946                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27748645                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5692069301                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5719817946                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249066                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249579                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.045455                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.248467                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.248979                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.248467                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.248979                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 770795.694444                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 437484.206491                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 438404.462152                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 494594.857143                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 494594.857143                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 770795.694444                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 437514.934743                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 438434.611835                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 770795.694444                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 437514.934743                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 438434.611835                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13047                       # number of replacements
system.l22.tagsinuse                      4095.464428                       # Cycle average of tags in use
system.l22.total_refs                          401207                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17141                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.406277                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           85.317385                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.847744                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2731.311654                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1269.987644                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020829                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002160                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.666824                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.310056                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        39236                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39237                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           22233                       # number of Writeback hits
system.l22.Writeback_hits::total                22233                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          147                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        39383                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39384                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        39383                       # number of overall hits
system.l22.overall_hits::total                  39384                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13003                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13039                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13009                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13045                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13009                       # number of overall misses
system.l22.overall_misses::total                13045                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30184915                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6431510612                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6461695527                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2901477                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2901477                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30184915                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6434412089                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6464597004                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30184915                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6434412089                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6464597004                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52239                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52276                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        22233                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            22233                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          153                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52392                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52429                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52392                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52429                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.248914                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.249426                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.039216                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.039216                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.248301                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.248813                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.248301                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.248813                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 838469.861111                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 494617.443052                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 495566.801672                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 483579.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 483579.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 838469.861111                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 494612.352141                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 495561.288156                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 838469.861111                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 494612.352141                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 495561.288156                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                7939                       # number of writebacks
system.l22.writebacks::total                     7939                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13003                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13039                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13009                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13045                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13009                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13045                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27600115                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5497578896                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5525179011                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      2470677                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      2470677                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27600115                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5500049573                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5527649688                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27600115                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5500049573                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5527649688                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248914                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.249426                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.039216                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.248301                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.248813                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.248301                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.248813                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 766669.861111                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 422793.116665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 423742.542450                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 411779.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 411779.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 766669.861111                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 422788.036974                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 423737.040092                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 766669.861111                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 422788.036974                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 423737.040092                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         26429                       # number of replacements
system.l23.tagsinuse                      4095.911777                       # Cycle average of tags in use
system.l23.total_refs                          385951                       # Total number of references to valid blocks.
system.l23.sampled_refs                         30525                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.643767                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.183136                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.599813                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3316.390126                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           764.738701                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001123                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809666                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.186704                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        48698                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  48699                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19871                       # number of Writeback hits
system.l23.Writeback_hits::total                19871                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           73                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        48771                       # number of demand (read+write) hits
system.l23.demand_hits::total                   48772                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        48771                       # number of overall hits
system.l23.overall_hits::total                  48772                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        26390                       # number of ReadReq misses
system.l23.ReadReq_misses::total                26429                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        26390                       # number of demand (read+write) misses
system.l23.demand_misses::total                 26429                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        26390                       # number of overall misses
system.l23.overall_misses::total                26429                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     36868195                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  13847397277                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    13884265472                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     36868195                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  13847397277                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     13884265472                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     36868195                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  13847397277                       # number of overall miss cycles
system.l23.overall_miss_latency::total    13884265472                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        75088                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              75128                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19871                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19871                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           73                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        75161                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               75201                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        75161                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              75201                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.351454                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.351786                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.351113                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.351445                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.351113                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.351445                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 945338.333333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 524721.382228                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 525342.066366                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 945338.333333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 524721.382228                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 525342.066366                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 945338.333333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 524721.382228                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 525342.066366                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4865                       # number of writebacks
system.l23.writebacks::total                     4865                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        26390                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           26429                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        26390                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            26429                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        26390                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           26429                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     34066013                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  11951443115                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  11985509128                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     34066013                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  11951443115                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  11985509128                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     34066013                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  11951443115                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  11985509128                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.351454                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.351786                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.351113                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.351445                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.351113                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.351445                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 873487.512821                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 452877.723191                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 453498.396761                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 873487.512821                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 452877.723191                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 453498.396761                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 873487.512821                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 452877.723191                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 453498.396761                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6125                       # number of replacements
system.l24.tagsinuse                      4095.200535                       # Cycle average of tags in use
system.l24.total_refs                          287190                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10217                       # Sample count of references to valid blocks.
system.l24.avg_refs                         28.109034                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.118538                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    18.014092                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2211.570623                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1744.497283                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029570                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004398                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.539934                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.425903                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        29075                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  29077                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9237                       # number of Writeback hits
system.l24.Writeback_hits::total                 9237                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          203                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        29278                       # number of demand (read+write) hits
system.l24.demand_hits::total                   29280                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        29278                       # number of overall hits
system.l24.overall_hits::total                  29280                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6088                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6125                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6088                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6125                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6088                       # number of overall misses
system.l24.overall_misses::total                 6125                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     51258413                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2766500791                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     2817759204                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     51258413                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2766500791                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      2817759204                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     51258413                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2766500791                       # number of overall miss cycles
system.l24.overall_miss_latency::total     2817759204                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        35163                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              35202                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9237                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9237                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          203                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        35366                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               35405                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        35366                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              35405                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.173137                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.173996                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.172143                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.172998                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.172143                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.172998                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1385362.513514                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 454418.658180                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 460042.319020                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1385362.513514                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 454418.658180                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 460042.319020                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1385362.513514                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 454418.658180                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 460042.319020                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3585                       # number of writebacks
system.l24.writebacks::total                     3585                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6088                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6125                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6088                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6125                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6088                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6125                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     48601813                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2329132319                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2377734132                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     48601813                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2329132319                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2377734132                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     48601813                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2329132319                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2377734132                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.173137                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.173996                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.172143                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.172998                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.172143                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.172998                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1313562.513514                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 382577.581965                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 388201.490939                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1313562.513514                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 382577.581965                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 388201.490939                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1313562.513514                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 382577.581965                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 388201.490939                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         26437                       # number of replacements
system.l25.tagsinuse                      4095.911616                       # Cycle average of tags in use
system.l25.total_refs                          385976                       # Total number of references to valid blocks.
system.l25.sampled_refs                         30533                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.641273                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.182488                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.317062                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3313.169822                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           768.242245                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001054                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.808879                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.187559                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        48683                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  48684                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           19911                       # number of Writeback hits
system.l25.Writeback_hits::total                19911                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           73                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        48756                       # number of demand (read+write) hits
system.l25.demand_hits::total                   48757                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        48756                       # number of overall hits
system.l25.overall_hits::total                  48757                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        26401                       # number of ReadReq misses
system.l25.ReadReq_misses::total                26437                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        26401                       # number of demand (read+write) misses
system.l25.demand_misses::total                 26437                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        26401                       # number of overall misses
system.l25.overall_misses::total                26437                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34274126                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13577541915                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13611816041                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34274126                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13577541915                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13611816041                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34274126                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13577541915                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13611816041                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        75084                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              75121                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        19911                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            19911                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           73                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        75157                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               75194                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        75157                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              75194                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.351620                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.351926                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.351278                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.351584                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.351278                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.351584                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 514281.349759                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 514877.483867                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 514281.349759                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 514877.483867                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952059.055556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 514281.349759                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 514877.483867                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4868                       # number of writebacks
system.l25.writebacks::total                     4868                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        26401                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           26437                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        26401                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            26437                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        26401                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           26437                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  11681355571                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  11713043986                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  11681355571                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  11713043986                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31688415                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  11681355571                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  11713043986                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.351620                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.351926                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.351278                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.351584                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.351278                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.351584                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442458.830006                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443054.960321                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442458.830006                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443054.960321                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880233.750000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442458.830006                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443054.960321                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13124                       # number of replacements
system.l26.tagsinuse                      4095.478833                       # Cycle average of tags in use
system.l26.total_refs                          401244                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17218                       # Sample count of references to valid blocks.
system.l26.avg_refs                         23.303752                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           85.557979                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     9.040669                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2738.718578                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1262.161606                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020888                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002207                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.668632                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.308145                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        39301                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  39302                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           22205                       # number of Writeback hits
system.l26.Writeback_hits::total                22205                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          147                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        39448                       # number of demand (read+write) hits
system.l26.demand_hits::total                   39449                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        39448                       # number of overall hits
system.l26.overall_hits::total                  39449                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13078                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13116                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13085                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13123                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13085                       # number of overall misses
system.l26.overall_misses::total                13123                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32107762                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6623050161                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6655157923                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      4443351                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      4443351                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32107762                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6627493512                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6659601274                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32107762                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6627493512                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6659601274                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        52379                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              52418                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        22205                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            22205                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          154                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        52533                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               52572                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        52533                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              52572                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.249680                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250219                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.045455                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.045455                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249082                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249620                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249082                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249620                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 844941.105263                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 506426.835984                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 507407.587908                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 634764.428571                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 634764.428571                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 844941.105263                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 506495.491937                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 507475.521908                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 844941.105263                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 506495.491937                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 507475.521908                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                7927                       # number of writebacks
system.l26.writebacks::total                     7927                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13078                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13116                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            7                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13085                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13123                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13085                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13123                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29377323                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5683251142                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5712628465                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      3940751                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      3940751                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29377323                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5687191893                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5716569216                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29377323                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5687191893                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5716569216                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249680                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250219                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.045455                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249082                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249620                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249082                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249620                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 773087.447368                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 434565.770148                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 435546.543535                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 562964.428571                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 562964.428571                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 773087.447368                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 434634.458770                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 435614.510097                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 773087.447368                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 434634.458770                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 435614.510097                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         26468                       # number of replacements
system.l27.tagsinuse                      4095.912444                       # Cycle average of tags in use
system.l27.total_refs                          386019                       # Total number of references to valid blocks.
system.l27.sampled_refs                         30564                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.629859                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.183200                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     4.665289                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3313.186075                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           767.877880                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001139                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.808883                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.187470                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        48745                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  48746                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           19892                       # number of Writeback hits
system.l27.Writeback_hits::total                19892                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           72                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        48817                       # number of demand (read+write) hits
system.l27.demand_hits::total                   48818                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        48817                       # number of overall hits
system.l27.overall_hits::total                  48818                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        26429                       # number of ReadReq misses
system.l27.ReadReq_misses::total                26468                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        26429                       # number of demand (read+write) misses
system.l27.demand_misses::total                 26468                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        26429                       # number of overall misses
system.l27.overall_misses::total                26468                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     46255590                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  13619983576                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    13666239166                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     46255590                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  13619983576                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     13666239166                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     46255590                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  13619983576                       # number of overall miss cycles
system.l27.overall_miss_latency::total    13666239166                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        75174                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              75214                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        19892                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            19892                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           72                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        75246                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               75286                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        75246                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              75286                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.351571                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.351903                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.351235                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.351566                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.351235                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.351566                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1186040.769231                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 515342.372999                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 516330.631933                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1186040.769231                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 515342.372999                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 516330.631933                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1186040.769231                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 515342.372999                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 516330.631933                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4866                       # number of writebacks
system.l27.writebacks::total                     4866                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        26429                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           26468                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        26429                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            26468                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        26429                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           26468                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     43454640                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  11721990285                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  11765444925                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     43454640                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  11721990285                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  11765444925                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     43454640                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  11721990285                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  11765444925                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.351571                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.351903                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.351235                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.351566                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.351235                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.351566                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1114221.538462                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 443527.575201                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 444515.827603                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1114221.538462                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 443527.575201                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 444515.827603                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1114221.538462                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 443527.575201                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 444515.827603                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581894                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011918511                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048418.038462                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581894                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11910411                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11910411                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11910411                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11910411                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11910411                       # number of overall hits
system.cpu0.icache.overall_hits::total       11910411                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11910470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11910470                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11910470                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11910470                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11910470                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11910470                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35326                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163370223                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35582                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4591.372688                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474453                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525547                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9505760                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9505760                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18371                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18371                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16568276                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16568276                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16568276                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16568276                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90803                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90803                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92906                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92906                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92906                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92906                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12357955087                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12357955087                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    134994946                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    134994946                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12492950033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12492950033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12492950033                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12492950033                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661182                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009462                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136096.330375                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136096.330375                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64191.605326                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64191.605326                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134468.710665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134468.710665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134468.710665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134468.710665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8549                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         8549                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9222                       # number of writebacks
system.cpu0.dcache.writebacks::total             9222                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55683                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55683                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57580                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57580                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57580                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57580                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35120                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35120                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35326                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35326                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35326                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35326                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4701666099                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4701666099                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15058647                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15058647                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4716724746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4716724746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4716724746                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4716724746                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133874.319448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 133874.319448                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73100.228155                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73100.228155                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133519.921474                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133519.921474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133519.921474                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133519.921474                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.228636                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009600166                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1945279.703276                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.228636                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058059                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830495                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11380421                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11380421                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11380421                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11380421                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11380421                       # number of overall hits
system.cpu1.icache.overall_hits::total       11380421                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33844788                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33844788                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33844788                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33844788                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33844788                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33844788                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11380467                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11380467                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11380467                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11380467                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11380467                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11380467                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 735756.260870                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 735756.260870                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 735756.260870                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 735756.260870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 735756.260870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 735756.260870                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30736075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30736075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30736075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30736075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30736075                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30736075                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 830704.729730                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 830704.729730                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 830704.729730                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 830704.729730                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 830704.729730                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 830704.729730                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52361                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171359175                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52617                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3256.726438                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.582781                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.417219                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912433                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087567                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8028856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8028856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6791373                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6791373                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16935                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16935                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15633                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15633                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14820229                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14820229                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14820229                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14820229                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179477                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179477                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5284                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5284                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184761                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184761                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184761                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184761                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  42220227341                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42220227341                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2057551439                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2057551439                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44277778780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44277778780                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44277778780                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44277778780                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8208333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8208333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6796657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6796657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15633                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15633                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15004990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15004990                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15004990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15004990                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021865                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000777                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012313                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012313                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012313                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012313                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235240.322387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235240.322387                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 389392.778009                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 389392.778009                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239648.945286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239648.945286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239648.945286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239648.945286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     13783450                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 179005.844156                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22192                       # number of writebacks
system.cpu1.dcache.writebacks::total            22192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127270                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5130                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5130                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       132400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       132400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       132400                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       132400                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52207                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52207                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52361                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52361                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52361                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52361                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9305862596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9305862596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     13595074                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     13595074                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9319457670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9319457670                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9319457670                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9319457670                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003490                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003490                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178249.326642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178249.326642                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 88279.701299                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88279.701299                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 177984.715151                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 177984.715151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 177984.715151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 177984.715151                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.308691                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009620732                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1945319.329480                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.308691                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058187                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830623                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11400987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11400987                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11400987                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11400987                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11400987                       # number of overall hits
system.cpu2.icache.overall_hits::total       11400987                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45226183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45226183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45226183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45226183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45226183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45226183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11401035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11401035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11401035                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11401035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11401035                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11401035                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 942212.145833                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 942212.145833                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 942212.145833                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 942212.145833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 942212.145833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 942212.145833                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30549635                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30549635                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30549635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30549635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30549635                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30549635                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 825665.810811                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 825665.810811                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52392                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171380490                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52648                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3255.213683                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.631958                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.368042                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912625                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087375                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8040305                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8040305                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6801097                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6801097                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17054                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17054                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15656                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15656                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14841402                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14841402                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14841402                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14841402                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       179338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179338                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5342                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5342                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184680                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       184680                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184680                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41800076910                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41800076910                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2163276860                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2163276860                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43963353770                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43963353770                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43963353770                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43963353770                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8219643                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8219643                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6806439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6806439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15656                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15026082                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15026082                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15026082                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15026082                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021818                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021818                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000785                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000785                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012291                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012291                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012291                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012291                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 233079.865450                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 233079.865450                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 404956.357170                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 404956.357170                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 238051.514891                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 238051.514891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 238051.514891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 238051.514891                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     14863271                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 183497.172840                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22233                       # number of writebacks
system.cpu2.dcache.writebacks::total            22233                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       127099                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       127099                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5189                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5189                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       132288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       132288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       132288                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       132288                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52239                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52239                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52392                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52392                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52392                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52392                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9115749930                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9115749930                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     12523468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12523468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9128273398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9128273398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9128273398                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9128273398                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003487                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003487                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003487                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003487                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174500.850514                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 174500.850514                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 81852.732026                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81852.732026                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 174230.290846                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 174230.290846                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 174230.290846                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 174230.290846                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               579.307971                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1038829409                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1781868.626072                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.192178                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.115793                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061205                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867173                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.928378                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11114088                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11114088                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11114088                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11114088                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11114088                       # number of overall hits
system.cpu3.icache.overall_hits::total       11114088                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           67                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           67                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           67                       # number of overall misses
system.cpu3.icache.overall_misses::total           67                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54497954                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54497954                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54497954                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54497954                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54497954                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54497954                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11114155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11114155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11114155                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11114155                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11114155                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11114155                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 813402.298507                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 813402.298507                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 813402.298507                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 813402.298507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 813402.298507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 813402.298507                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     37275425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     37275425                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     37275425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     37275425                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     37275425                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     37275425                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 931885.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 931885.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 931885.625000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 931885.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 931885.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 931885.625000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 75161                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               445847563                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 75417                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5911.764761                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.903765                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.096235                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437124                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562876                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     29138872                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       29138872                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     15957924                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15957924                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7793                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7793                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7784                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7784                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     45096796                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        45096796                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     45096796                       # number of overall hits
system.cpu3.dcache.overall_hits::total       45096796                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       270757                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       270757                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          260                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       271017                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        271017                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       271017                       # number of overall misses
system.cpu3.dcache.overall_misses::total       271017                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  67833693456                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  67833693456                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     23513235                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     23513235                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  67857206691                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  67857206691                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  67857206691                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  67857206691                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     29409629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29409629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15958184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15958184                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     45367813                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     45367813                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     45367813                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     45367813                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005974                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005974                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005974                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005974                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 250533.480043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 250533.480043                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 90435.519231                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 90435.519231                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 250379.890158                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 250379.890158                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 250379.890158                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 250379.890158                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19871                       # number of writebacks
system.cpu3.dcache.writebacks::total            19871                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       195669                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       195669                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          187                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       195856                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       195856                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       195856                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       195856                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        75088                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        75088                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           73                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        75161                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        75161                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        75161                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        75161                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  17400777646                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17400777646                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4988391                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4988391                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  17405766037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  17405766037                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  17405766037                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17405766037                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001657                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001657                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 231738.462151                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 231738.462151                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68334.123288                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68334.123288                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 231579.755951                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 231579.755951                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 231579.755951                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 231579.755951                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               493.319204                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011918940                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2048418.906883                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.319204                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061409                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.790576                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11910840                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11910840                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11910840                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11910840                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11910840                       # number of overall hits
system.cpu4.icache.overall_hits::total       11910840                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     78757920                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     78757920                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     78757920                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     78757920                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     78757920                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     78757920                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11910898                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11910898                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11910898                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11910898                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11910898                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11910898                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1357895.172414                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1357895.172414                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1357895.172414                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1357895.172414                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1357895.172414                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1357895.172414                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       201191                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       201191                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     51695216                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     51695216                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     51695216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     51695216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     51695216                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     51695216                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1325518.358974                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1325518.358974                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 35366                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163360659                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 35622                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4585.948543                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.476260                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.523740                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912017                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087983                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9498943                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9498943                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7059832                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7059832                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18316                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18316                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17173                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17173                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16558775                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16558775                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16558775                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16558775                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        90849                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        90849                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2062                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        92911                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         92911                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        92911                       # number of overall misses
system.cpu4.dcache.overall_misses::total        92911                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  12394317459                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12394317459                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    132498867                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    132498867                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  12526816326                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12526816326                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  12526816326                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12526816326                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9589792                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9589792                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7061894                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7061894                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17173                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17173                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16651686                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16651686                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16651686                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16651686                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009474                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009474                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000292                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 136427.670739                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 136427.670739                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64257.452473                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64257.452473                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 134825.976752                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 134825.976752                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 134825.976752                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 134825.976752                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9237                       # number of writebacks
system.cpu4.dcache.writebacks::total             9237                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        55686                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        55686                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1859                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        57545                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        57545                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        57545                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        57545                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        35163                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        35163                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          203                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        35366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        35366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        35366                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        35366                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4709272593                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4709272593                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     14774434                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     14774434                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4724047027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4724047027                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4724047027                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4724047027                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002124                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002124                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002124                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002124                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 133926.928675                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 133926.928675                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72780.463054                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72780.463054                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 133575.949415                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 133575.949415                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 133575.949415                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 133575.949415                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               577.430082                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1038845430                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1791112.810345                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.392989                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.037092                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056720                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868649                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.925369                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11130109                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11130109                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11130109                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11130109                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11130109                       # number of overall hits
system.cpu5.icache.overall_hits::total       11130109                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48038890                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48038890                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48038890                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48038890                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11130169                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11130169                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11130169                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11130169                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11130169                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11130169                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 800648.166667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 800648.166667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 800648.166667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           23                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           23                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34677639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34677639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34677639                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937233.486486                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937233.486486                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 75157                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               445866447                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 75413                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5912.328736                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.904737                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.095263                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437128                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562872                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     29152483                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       29152483                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15963185                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15963185                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7801                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7801                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7788                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7788                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     45115668                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        45115668                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     45115668                       # number of overall hits
system.cpu5.dcache.overall_hits::total       45115668                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       270105                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       270105                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          254                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       270359                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        270359                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       270359                       # number of overall misses
system.cpu5.dcache.overall_misses::total       270359                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  66795742976                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  66795742976                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     23176466                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     23176466                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  66818919442                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  66818919442                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  66818919442                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  66818919442                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     29422588                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     29422588                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15963439                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15963439                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     45386027                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     45386027                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     45386027                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     45386027                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009180                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009180                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005957                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005957                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005957                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005957                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247295.470191                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247295.470191                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 91245.929134                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 91245.929134                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247148.862964                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247148.862964                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247148.862964                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247148.862964                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        19911                       # number of writebacks
system.cpu5.dcache.writebacks::total            19911                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       195021                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       195021                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       195202                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       195202                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       195202                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       195202                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        75084                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        75084                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        75157                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        75157                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        75157                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        75157                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17129892560                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17129892560                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5030925                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5030925                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17134923485                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17134923485                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17134923485                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17134923485                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228143.047254                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228143.047254                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68916.780822                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68916.780822                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 227988.390769                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 227988.390769                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 227988.390769                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 227988.390769                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               519.177853                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009603106                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1937817.861804                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.107904                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.069949                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061070                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.770945                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832016                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11383361                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11383361                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11383361                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11383361                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11383361                       # number of overall hits
system.cpu6.icache.overall_hits::total       11383361                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     39355601                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     39355601                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     39355601                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     39355601                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     39355601                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     39355601                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11383415                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11383415                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11383415                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11383415                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11383415                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11383415                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 728807.425926                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 728807.425926                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 728807.425926                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 728807.425926                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 728807.425926                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 728807.425926                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32524658                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32524658                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32524658                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32524658                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32524658                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32524658                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 833965.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 833965.589744                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 833965.589744                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 833965.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 833965.589744                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 833965.589744                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 52533                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171360977                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 52789                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3246.149330                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.581111                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.418889                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912426                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087574                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8030818                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8030818                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6791170                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6791170                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16978                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16978                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15633                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15633                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14821988                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14821988                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14821988                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14821988                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       179742                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       179742                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5327                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5327                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       185069                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        185069                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       185069                       # number of overall misses
system.cpu6.dcache.overall_misses::total       185069                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  42305060264                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  42305060264                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2064525034                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2064525034                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  44369585298                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  44369585298                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  44369585298                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  44369585298                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8210560                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8210560                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6796497                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6796497                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15633                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15633                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15007057                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15007057                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15007057                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15007057                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021892                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021892                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000784                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000784                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012332                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012332                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012332                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012332                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235365.469751                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235365.469751                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 387558.669795                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 387558.669795                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 239746.177361                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 239746.177361                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 239746.177361                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 239746.177361                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     12373327                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 152757.123457                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22205                       # number of writebacks
system.cpu6.dcache.writebacks::total            22205                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127363                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127363                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5173                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5173                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       132536                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       132536                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       132536                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       132536                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        52379                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        52379                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        52533                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        52533                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        52533                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        52533                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9312607463                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9312607463                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     14010157                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     14010157                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9326617620                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9326617620                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9326617620                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9326617620                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003501                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003501                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177792.769297                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177792.769297                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 90975.045455                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 90975.045455                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177538.263948                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177538.263948                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177538.263948                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177538.263948                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               578.941047                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1038843211                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1781892.300172                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.288115                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.652931                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059757                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868034                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.927790                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11127890                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11127890                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11127890                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11127890                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11127890                       # number of overall hits
system.cpu7.icache.overall_hits::total       11127890                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           62                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           62                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           62                       # number of overall misses
system.cpu7.icache.overall_misses::total           62                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     67668013                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     67668013                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     67668013                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     67668013                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     67668013                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     67668013                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11127952                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11127952                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11127952                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11127952                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11127952                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11127952                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1091419.564516                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1091419.564516                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1091419.564516                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1091419.564516                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1091419.564516                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1091419.564516                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs        77442                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs        77442                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           22                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           22                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     46691576                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     46691576                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     46691576                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     46691576                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     46691576                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     46691576                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1167289.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1167289.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1167289.400000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1167289.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1167289.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1167289.400000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 75246                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               445906074                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 75502                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5905.884268                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.904132                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.095868                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437126                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562874                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     29176366                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       29176366                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     15978918                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      15978918                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7806                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7806                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7794                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7794                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     45155284                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        45155284                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     45155284                       # number of overall hits
system.cpu7.dcache.overall_hits::total       45155284                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       271211                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       271211                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          250                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       271461                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        271461                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       271461                       # number of overall misses
system.cpu7.dcache.overall_misses::total       271461                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  66974398676                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  66974398676                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     22766975                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     22766975                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  66997165651                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  66997165651                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  66997165651                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  66997165651                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     29447577                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     29447577                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     15979168                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     15979168                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7794                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7794                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     45426745                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     45426745                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     45426745                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     45426745                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009210                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009210                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005976                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005976                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005976                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005976                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246945.731095                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246945.731095                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 91067.900000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 91067.900000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246802.176559                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246802.176559                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246802.176559                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246802.176559                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        19892                       # number of writebacks
system.cpu7.dcache.writebacks::total            19892                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       196037                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       196037                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          178                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       196215                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       196215                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       196215                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       196215                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        75174                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        75174                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        75246                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        75246                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        75246                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        75246                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  17177486372                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  17177486372                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4950734                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4950734                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  17182437106                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  17182437106                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  17182437106                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  17182437106                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001656                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001656                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001656                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001656                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 228503.024610                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 228503.024610                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68760.194444                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68760.194444                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228350.172846                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228350.172846                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228350.172846                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228350.172846                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
