# ğŸ“š Smart Library â€“ Digital Quantum Mapping (DQM)
### Intelligent Environmental Protection System for Modern Libraries  
**Author:** Muhammad Yusron Maskur  
**Institution:** Institut Teknologi Sepuluh Nopember (ITS)  
**Course:** Elektronika Digital (ELDIG)  
**Year:** 2025  

---

## ğŸ“Œ Overview
Smart Library â€“ Digital Quantum Mapping (DQM) adalah sistem otomasi lingkungan berbasis sensor yang dirancang untuk melindungi koleksi perpustakaan dari ancaman seperti:

- Kebakaran (fire propagation)
- Kenaikan suhu ekstrem
- Gas berbahaya / asap (smoke)
- Kualitas udara buruk (PM2.5, VOC)
- Polusi suara
- Ketidaknyamanan ruang

Proyek ini mencakup desain *multi-sensor embedded system*, **quantization pipeline**, **Boolean logic**, **truth table**, **Finite State Machine (FSM)**, **gate-level mapping**, hingga **implementasi HDL (VHDL/SystemVerilog)** dan **C# software model**.

Proyek ini disusun sebagai bagian dari *Step-by-Step Engineering Workflow* Digital Quantum Mapping.

---

# ğŸ§  Project Roadmap (DQM Workflow)

## **Step 1 â€” Sensor Quantization & Digital Mapping**
- Mendefinisikan pemetaan sensor â†’ sinyal digital:  
  `T_high`, `R_rise`, `S_smoke`, `P_high`, `G_high`, `N_noise`
- Thresholding, hysteresis, confirmation windows
- Safety interlocks
- Representasi aktuator (Sprinkler, Fan, Purifier, Alarm, Buzzer)
- Output dari Step 1 â†’ *Digital Signal Dictionary*

ğŸ“„ **File terkait:**  
`docs/step1_quantization.pdf` (opsional)  
`src/quantizer.cs`

---

## **Step 2 â€” Truth Tables & Boolean Equation**
- Penyederhanaan logika menggunakan AND/OR/NOT  
- Konstruksi tabel keputusan untuk:
  - Fire subsystem
  - Air quality subsystem
  - Noise subsystem
- Boolean minimization (K-map optional)
- Priority arbitration rules  

ğŸ“„ **File terkait:**  
`docs/step2_truth_table.pdf`

---

## **Step 3 â€” Finite State Machine (FSM) Design**
FSM utama memiliki state:
- `S_NORMAL`
- `S_WARNING`
- `S_ALERT`
- `S_EMERGENCY` (latched)

Mendukung event:
`e_pm`, `e_smoke`, `e_temp`, `e_clear`, `e_reset`

Dilengkapi:
- Output per-state  
- Interlock rules  
- Transition diagram  

ğŸ“„ **File terkait:**  
`src/fsm.vhd`  
`src/fsm.sv`  
`src/fsm_diagram.png`

---

## **Step 4 â€” System Architecture & Electronics**
- Block diagram  
- Power domain separation  
- Sensor synchronizers  
- MCU/FPGA interface  
- Actuator driver stages (relay, MOSFET, solenoid)  
- Safety & fail-safe design  

ğŸ“„ **File terkait:**  
`docs/step4_architecture.pdf`

---

## **Step 5 â€” Flip-Flop Usage & Clocking Strategy**
Menjelaskan:
- FF untuk FSM state register  
- Synchronizer flip-flops untuk I2S/UART/ADC signals  
- T-FF & counters untuk PWM / buzzer tone  
- Timing constraints  

ğŸ“„ **File terkait:**  
`docs/step5_flipflops.pdf`

---

## **Step 6 â€” Gate-Level Mapping**
- Implementasi dengan universal gates (NAND/NOR only)  
- Safety-critical logic mapping  
- Mapping FSM equations ke jaringan gerbang  

ğŸ“„ **File terkait:**  
`src/gate_level_nand.sv`  
`src/gate_level_nor.sv`

---

## **Step 7 â€” Logic Block Diagram**
Diagram blok logika lengkap berdasarkan Boolean mapping + FSM transitions.  
Termasuk:
- Fire protection logic block  
- Air quality logic block  
- Arbitration logic  
- Sprinkler interlock network  

ğŸ“· **File terkait:**  
`assets/logic_block_diagram.png`  
`src/step7_diagram.tex` (LaTeX)

---

## **Step 8 â€” Implementation Layer (HDL & C#)**

### ğŸ–¥ï¸ **HDL Implementation (VHDL/SystemVerilog)**
Terdiri atas:
- `SmartLibraryCore.vhd`
- `SmartLibraryCore.sv`
- Testbench untuk EDA Playground:
  - `design.sv`
  - `testbench.sv`

### ğŸ’» **C# Software Model**
Software reference model mencerminkan seluruh logika DQM:
- Quantization  
- FSM transitions  
- Safety rules  
- Actuator outputs  
- Event logging system  

ğŸ“„ **File terkait:**  
`src/SmartLibraryController.cs`  
`src/Program.cs`

---

# ğŸš€ Features
- ğŸ”¥ Deteksi kebakaran multi-sensor (temp, smoke, rate-of-rise)
- ğŸŒ«ï¸ Air quality monitoring (PM2.5, VOC)
- ğŸ”Š Noise event alert
- ğŸ” Real-time quantization pipeline
- ğŸ§® Deterministic logic (Boolean)
- ğŸ”„ State machine with latching safety mode
- ğŸ§± NAND/NOR universal-gate realisation
- ğŸ’¾ Log system & event tracking
- ğŸ§ª Testbench HDL ready for simulation in EDA Playground
- ğŸ’» C# engine ready for PC/IoT deployment

---

# ğŸ§ª Simulation
## â–¶ HDL Simulation  
Gunakan EDA Playground:

- **SystemVerilog version**  
  - `design.sv`  
  - `testbench.sv`  
  - Top entity: `tb`  

- **VHDL version**  
  - `design.vhd`  
  - `testbench.vhd`  
  - Top entity: `tb_SmartLibraryCore`  

## â–¶ C# Simulation (Console)
Jalankan:

