INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:17:42 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 1.702ns (18.487%)  route 7.505ns (81.513%))
  Logic Levels:           23  (CARRY4=8 LUT3=1 LUT4=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3242, unset)         0.537     0.537    addf0/ip/roundingAdder/clk
                         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  addf0/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  addf0/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    addf0/ip/roundingAdder/outs_reg[2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  addf0/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    addf0/ip/roundingAdder/outs_reg[6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  addf0/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    addf0/ip/roundingAdder/outs_reg[10]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.863 r  addf0/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.863    addf0/ip/roundingAdder/outs_reg[14]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.917 r  addf0/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.917    addf0/ip/roundingAdder/outs_reg[18]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.971 r  addf0/ip/roundingAdder/outs_reg[22]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    addf0/ip/roundingAdder/outs_reg[22]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.025 r  addf0/ip/roundingAdder/outs_reg[26]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.025    addf0/ip/roundingAdder/outs_reg[26]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.198 r  addf0/ip/roundingAdder/outs_reg[30]_i_2/O[1]
                         net (fo=3, unplaced)         0.403     2.601    addf0/ip/roundingAdder/ip_result__0[28]
                         LUT4 (Prop_lut4_I0_O)        0.125     2.726 r  addf0/ip/roundingAdder/outs[22]_i_4/O
                         net (fo=16, unplaced)        0.324     3.050    addf0/ip/roundingAdder/outs[22]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.093 r  addf0/ip/roundingAdder/outs[20]_i_2/O
                         net (fo=26, unplaced)        0.336     3.429    addf0/ip/roundingAdder/outs[20]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.472 f  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_29/O
                         net (fo=1, unplaced)         0.742     4.214    addf0/ip/roundingAdder/buffer5_outs[9]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.257 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_10/O
                         net (fo=1, unplaced)         0.742     4.999    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.042 f  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_4/O
                         net (fo=17, unplaced)        0.326     5.368    buffer6/fifo/control/cmpf0_result
                         LUT4 (Prop_lut4_I3_O)        0.043     5.411 f  buffer6/fifo/control/outs[0]_i_2__2/O
                         net (fo=17, unplaced)        0.326     5.737    buffer7/fifo/control/buffer6_outs
                         LUT6 (Prop_lut6_I0_O)        0.043     5.780 f  buffer7/fifo/control/out0_valid_INST_0_i_12/O
                         net (fo=23, unplaced)        0.470     6.250    buffer7/fifo/control/outs_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     6.293 r  buffer7/fifo/control/dataReg[0]_i_2__0/O
                         net (fo=8, unplaced)         0.308     6.601    control_merge0/one_slot_break_r/control/dataReg_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     6.644 r  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_3/O
                         net (fo=9, unplaced)         0.311     6.955    control_merge0/one_slot_break_r/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     6.998 r  control_merge0/one_slot_break_r/control/dataReg[31]_i_5/O
                         net (fo=75, unplaced)        0.362     7.360    control_merge0/one_slot_break_r/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.403 r  control_merge0/one_slot_break_r/control/outs[27]_i_1/O
                         net (fo=19, unplaced)        0.329     7.732    buffer3/fifo/control/buffer1_outs[27]
                         LUT3 (Prop_lut3_I1_O)        0.043     7.775 r  buffer3/fifo/control/expSumPreSub_d1[7]_i_12/O
                         net (fo=3, unplaced)         0.760     8.535    buffer3/fifo/control/outs_reg[29][3]
                         LUT5 (Prop_lut5_I0_O)        0.043     8.578 f  buffer3/fifo/control/Mint_i_61/O
                         net (fo=2, unplaced)         0.281     8.859    buffer3/fifo/control/mulf0/ieee2nfloat_rhs/eqOp1_in
                         LUT6 (Prop_lut6_I3_O)        0.043     8.902 f  buffer3/fifo/control/Mint_i_59/O
                         net (fo=23, unplaced)        0.333     9.235    buffer3/fifo/control/mulf0/ieee2nfloat_rhs/sfracX1__0
                         LUT4 (Prop_lut4_I3_O)        0.043     9.278 r  buffer3/fifo/control/Mint_i_40/O
                         net (fo=2, unplaced)         0.466     9.744    mulf0/ip/SignificandMultiplication/tile_0_mult/A[0]
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3242, unset)         0.510    10.510    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.655     7.820    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                 -1.924    




