
---------- Begin Simulation Statistics ----------
final_tick                               16607525489694                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138424                       # Simulator instruction rate (inst/s)
host_mem_usage                               17511916                       # Number of bytes of host memory used
host_op_rate                                   223769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7223.09                       # Real time elapsed on the host
host_tick_rate                                8464918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999851760                       # Number of instructions simulated
sim_ops                                    1616306633                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061143                       # Number of seconds simulated
sim_ticks                                 61142856273                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         18                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         1185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       544001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         4742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1088295                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         4744                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests         1182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       543755                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1087912                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2886                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests         1006                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       543653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1087598                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4738                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         1179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       543559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1087525                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2890                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       338153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         689378                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       230470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        539208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        223622562                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       199559882                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            404136868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.734449                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.734449                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           230364                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          230472                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 134151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3350986                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        44009232                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.789462                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           118430584                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36236427                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26293218                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     94550947                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        84853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     43404581                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    603728016                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     82194157                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6770366                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    512179193                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        50080                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3013970                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       110776                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents       109695                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1669453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1681533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        664615680                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            509875992                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        387708265                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.776919                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             511492369                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       795817694                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      434638359                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.361566                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.361566                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1319289      0.25%      0.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    392307142     75.60%     75.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3433654      0.66%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       893786      0.17%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     83703520     16.13%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36831301      7.10%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       230484      0.04%     99.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       230387      0.04%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     518949563                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         460871                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       921742                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       460751                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       820996                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           10924664                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021051                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7546830     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2430848     22.25%     91.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       946986      8.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     528094067                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1232782568                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    509415241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    802603330                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         603728016                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        518949563                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    199591059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1402525                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    306531784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    183477999                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.828402                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.556905                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     55630751     30.32%     30.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16011798      8.73%     39.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19953483     10.88%     49.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20313570     11.07%     60.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19494136     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16537521      9.01%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     16005200      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10857580      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8673960      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    183477999                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.826336                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     14956497                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6599114                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     94550947                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     43404581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      222523159                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               183612150                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   3448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        223620436                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       199559342                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249999938                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            404136764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.734449                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.734449                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           230372                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          230478                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 134777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3351063                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        44016730                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.789731                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           118450523                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36238655                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       26312751                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     94563634                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        84988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     43412813                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    603806255                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     82211868                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6771048                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    512228428                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         46668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        49723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3014695                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       110444                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents       110401                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1669447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1681616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        664636803                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            509922164                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.583382                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        387737082                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.777170                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             511540829                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       795882677                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      434676788                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.361565                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.361565                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1319413      0.25%      0.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    392337081     75.59%     75.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3433603      0.66%     76.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       893760      0.17%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     83721463     16.13%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36833276      7.10%     99.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       230492      0.04%     99.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       230392      0.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     518999480                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         460884                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       921768                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       460764                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       821224                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10920497                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021041                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7547102     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2428836     22.24%     91.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       944559      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     528139680                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1232877392                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    509461400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    802760345                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         603806255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        518999480                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    199669348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1402334                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    306641406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    183477373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.828684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55615552     30.31%     30.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16011163      8.73%     39.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     19961669     10.88%     49.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20312298     11.07%     60.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19499991     10.63%     71.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16541658      9.02%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     16000929      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10858647      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8675466      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    183477373                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.826607                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     14914456                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6578499                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     94563634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     43412813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      222556890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               183612150                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   3358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        223552697                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       199499056                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249925889                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            404016477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.734666                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.734666                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads           230296                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          230406                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 136891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3349853                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        44002662                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.788718                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           118404704                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36226578                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       26298485                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     94525617                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        84966                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     43392356                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    603563342                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     82178126                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6767022                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    512042571                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         46561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        48507                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3013154                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       109113                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents       109853                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1668760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1681093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        664411516                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            509738299                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.583368                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        387596226                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.776169                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             511355379                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       795595496                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      434516820                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.361162                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.361162                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1318853      0.25%      0.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    392197040     75.60%     75.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3432530      0.66%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       893629      0.17%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     83686030     16.13%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36820778      7.10%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead       230420      0.04%     99.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       230319      0.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     518809599                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses         460739                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads       921478                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       460615                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes       820566                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           10915634                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.021040                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        7542223     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2429772     22.26%     91.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       943639      8.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     527945641                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1232490340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    509277684                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    802394938                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         603563342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        518809599                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    199546777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1401733                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    306460708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    183475259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.827682                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.556883                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     55657792     30.34%     30.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16009164      8.73%     39.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     19946716     10.87%     49.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20316224     11.07%     61.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19486691     10.62%     71.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     16533918      9.01%     80.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     16002589      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10850877      5.91%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8671288      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    183475259                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.825573                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     14924568                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6581871                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     94525617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     43392356                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      222474322                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               183612150                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   3433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        223553543                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       199501114                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249925861                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            404016424                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.734666                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.734666                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           230304                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          230412                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 135061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3350085                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        44002625                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.788826                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           118411807                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36228736                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26304539                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     94532809                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        85008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43397290                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    603604463                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     82183071                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6769931                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    512062420                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         46597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        47900                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3013903                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       108536                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents       110424                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1668965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1681120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        664417400                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            509757385                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.583384                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        387610791                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.776273                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             511375445                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       795624991                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      434534528                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.361162                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.361162                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1319079      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    392211093     75.59%     75.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3432581      0.66%     76.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       893540      0.17%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     83692094     16.13%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36823218      7.10%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       230426      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       230324      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     518832355                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         460750                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       921500                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       460628                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       820696                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           10921295                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.021050                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        7545132     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2431027     22.26%     91.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       945136      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     527973821                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1232542928                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    509296757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    802477707                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         603604463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        518832355                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    199588012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1401338                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    306522980                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    183477089                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.827777                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.556987                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     55661548     30.34%     30.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16000266      8.72%     39.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19955160     10.88%     49.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20313099     11.07%     61.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19482202     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     16536600      9.01%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15999889      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10855270      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8673055      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    183477089                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.825697                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     14914207                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6566085                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     94532809                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43397290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      222483878                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               183612150                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   3350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98226642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98226642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     98228487                       # number of overall hits
system.cpu0.dcache.overall_hits::total       98228487                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       527047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        527051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       527172                       # number of overall misses
system.cpu0.dcache.overall_misses::total       527176                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  22831860285                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22831860285                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  22831860285                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22831860285                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     98753689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98753693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     98755659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98755663                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005337                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005337                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43320.349580                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43320.020804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43310.077707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43309.749088                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       347364                       # number of writebacks
system.cpu0.dcache.writebacks::total           347364                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       178541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       178541                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178541                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       348506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       348506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       348611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       348611                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9283849524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9283849524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   9284556483                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9284556483                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003529                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003529                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26638.994806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26638.994806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26632.999197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26632.999197                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347364                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68457962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68457962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       415054                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       415058                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  22143026142                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22143026142                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     68873016                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68873020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 53349.747604                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53349.233461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       178183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       236871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       236871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   8633604420                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8633604420                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 36448.549717                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36448.549717                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     29768680                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      29768680                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       111993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       111993                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    688834143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    688834143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     29880673                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     29880673                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.003748                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003748                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6150.689266                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6150.689266                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       111635                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111635                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    650245104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    650245104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  5824.742276                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  5824.742276                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1845                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.557485                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           98577231                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347876                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           283.368876                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.003685                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.553800                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003913                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995222                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        790393180                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       790393180                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     66043608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66043628                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     66043608                       # number of overall hits
system.cpu0.icache.overall_hits::total       66043628                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       203464                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        203467                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       203464                       # number of overall misses
system.cpu0.icache.overall_misses::total       203467                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   1043138151                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1043138151                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   1043138151                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1043138151                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     66247072                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66247095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     66247072                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66247095                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.130435                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.130435                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5126.892969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5126.817376                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5126.892969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5126.817376                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       195885                       # number of writebacks
system.cpu0.icache.writebacks::total           195885                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         7059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         7059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       196405                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       196405                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       196405                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       196405                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    942736986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    942736986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    942736986                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    942736986                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4799.964288                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4799.964288                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4799.964288                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4799.964288                       # average overall mshr miss latency
system.cpu0.icache.replacements                195885                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     66043608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66043628                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       203464                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       203467                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   1043138151                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1043138151                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     66247072                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66247095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5126.892969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5126.817376                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         7059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       196405                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       196405                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    942736986                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    942736986                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4799.964288                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4799.964288                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.485411                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66240036                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           196408                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           337.257321                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.526828                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.958583                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001029                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.997966                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        530173168                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       530173168                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         433369                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       257213                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       375945                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          762                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          762                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        110915                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       110915                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       433369                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       588688                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1044640                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1633328                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25105920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     44495360                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            69601280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        89922                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                5755008                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        634955                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009342                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.096236                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              629025     99.07%     99.07% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5928      0.93%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          634955                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       724203738                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      196227519                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      347785510                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       194195                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       261629                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         455824                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       194195                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       261629                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        455824                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2197                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        86243                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        88447                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2197                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        86243                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        88447                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     89888688                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8059538394                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8149427082                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     89888688                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8059538394                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8149427082                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       196392                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       347872                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       544271                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       196392                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       347872                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       544271                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.011187                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.247916                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.162505                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.011187                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.247916                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.162505                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 40914.286755                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 93451.507879                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92139.101179                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 40914.286755                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 93451.507879                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92139.101179                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        89909                       # number of writebacks
system.cpu0.l2cache.writebacks::total           89909                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2197                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        86243                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        88440                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2197                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        86243                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        88440                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     89157087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8030819475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8119976562                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     89157087                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8030819475                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8119976562                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011187                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.247916                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.162493                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011187                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.247916                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.162493                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 40581.286755                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93118.507879                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 91813.393962                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 40581.286755                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93118.507879                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 91813.393962                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                89909                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       199078                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       199078                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       199078                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       199078                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       343917                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       343917                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       343917                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       343917                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          762                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          762                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          762                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          762                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       104648                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       104648                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         6267                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         6267                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    182644506                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    182644506                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       110915                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       110915                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.056503                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.056503                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29143.849689                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 29143.849689                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         6267                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         6267                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    180557595                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    180557595                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.056503                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.056503                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28810.849689                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28810.849689                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       194195                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       156981                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       351176                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2197                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        79976                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        82180                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     89888688                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7876893888                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   7966782576                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       196392                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       236957                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       433356                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.011187                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.337513                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.189636                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 40914.286755                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98490.720816                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 96943.083183                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2197                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        79976                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        82173                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     89157087                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7850261880                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   7939418967                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.011187                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.337513                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189620                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 40581.286755                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98157.720816                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96618.341390                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2761.143188                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1088028                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           92874                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           11.715098                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   209.961032                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     1.015660                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.297846                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   403.525732                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2146.342919                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.051260                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000248                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000073                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.098517                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.524010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.674107                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1232                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1168                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        17501322                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       17501322                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  61142846273                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31449.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31449.numOps                      0                       # Number of Ops committed
system.cpu0.thread31449.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     98236680                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        98236680                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98238525                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98238525                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       526304                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        526308                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       526429                       # number of overall misses
system.cpu1.dcache.overall_misses::total       526433                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  22744180053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22744180053                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  22744180053                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22744180053                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     98762984                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98762988                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     98764954                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98764958                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005330                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005330                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43214.910115                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43214.581677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 43204.648781                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43204.320499                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       347198                       # number of writebacks
system.cpu1.dcache.writebacks::total           347198                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       178081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       178081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       178081                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       178081                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       348223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       348328                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348328                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9254930472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9254930472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   9255637431                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9255637431                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003527                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26577.596747                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26577.596747                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26571.614774                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26571.614774                       # average overall mshr miss latency
system.cpu1.dcache.replacements                347198                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     68467844                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       68467844                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       414475                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       414479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  22060521396                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22060521396                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     68882319                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     68882323                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006017                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006017                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 53225.215986                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53224.702328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       177715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       177715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       236760                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       236760                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8609909139                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8609909139                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 36365.556424                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36365.556424                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     29768836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      29768836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       111829                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       111829                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    683658657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    683658657                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     29880665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     29880665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6113.429048                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6113.429048                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          366                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       111463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111463                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    645021333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    645021333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.003730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003730                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5786.864996                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5786.864996                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1845                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.557170                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98586971                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           347710                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           283.532170                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.003685                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.553485                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003913                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995222                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999135                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        790467374                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       790467374                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     66053152                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        66053172                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     66053152                       # number of overall hits
system.cpu1.icache.overall_hits::total       66053172                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       203454                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        203457                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       203454                       # number of overall misses
system.cpu1.icache.overall_misses::total       203457                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   1042636320                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1042636320                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   1042636320                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1042636320                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     66256606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     66256629                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     66256606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     66256629                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.130435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003071                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.130435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003071                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5124.678404                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5124.602840                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5124.678404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5124.602840                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       195916                       # number of writebacks
system.cpu1.icache.writebacks::total           195916                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         7018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         7018                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7018                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       196436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       196436                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       196436                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       196436                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    942001389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    942001389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    942001389                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    942001389                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  4795.462079                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  4795.462079                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  4795.462079                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  4795.462079                       # average overall mshr miss latency
system.cpu1.icache.replacements                195916                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     66053152                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       66053172                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       203454                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       203457                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   1042636320                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1042636320                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     66256606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     66256629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5124.678404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5124.602840                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         7018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       196436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       196436                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    942001389                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    942001389                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  4795.462079                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  4795.462079                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.485633                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           66249611                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           196439                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           337.252842                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.526834                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.958798                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001029                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.997966                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        530249471                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       530249471                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         433290                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       256432                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       373398                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          649                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          649                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        110859                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       110859                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       433290                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       588781                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      1043916                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            1632697                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25109888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     44474112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            69584000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        86729                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                5550656                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        631514                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006445                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.080021                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              627444     99.36%     99.36% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                4070      0.64%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          631514                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       723986289                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      196260480                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      347580387                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       194358                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       262565                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         456923                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       194358                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       262565                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        456923                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         2065                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        85141                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        87213                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         2065                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        85141                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        87213                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     88554690                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   8027781849                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   8116336539                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     88554690                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   8027781849                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   8116336539                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       196423                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       347706                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       544136                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       196423                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       347706                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       544136                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.010513                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.244865                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.160278                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.010513                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.244865                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.160278                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 42883.627119                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94288.085047                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 93063.379760                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 42883.627119                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94288.085047                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 93063.379760                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        86716                       # number of writebacks
system.cpu1.l2cache.writebacks::total           86716                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         2065                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        85141                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        87206                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         2065                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        85141                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        87206                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     87867045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   7999429896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8087296941                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     87867045                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   7999429896                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8087296941                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010513                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.244865                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.160265                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010513                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.244865                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.160265                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 42550.627119                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 93955.085047                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92737.849930                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 42550.627119                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 93955.085047                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92737.849930                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                86716                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       199162                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       199162                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       199162                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       199162                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       343726                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       343726                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       343726                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       343726                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          649                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          649                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          649                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          649                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105179                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105179                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         5680                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5680                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    175982175                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    175982175                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       110859                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       110859                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.051236                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.051236                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 30982.777289                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 30982.777289                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         5680                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5680                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    174090735                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    174090735                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.051236                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.051236                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 30649.777289                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 30649.777289                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       194358                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       157386                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       351744                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         2065                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        79461                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        81533                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     88554690                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7851799674                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7940354364                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       196423                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       236847                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       433277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.010513                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.335495                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.188178                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 42883.627119                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98813.250198                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 97388.227638                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         2065                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        79461                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        81526                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     87867045                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7825339161                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7913206206                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.010513                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.335495                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188161                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 42550.627119                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 98480.250198                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97063.589603                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2948.110269                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1087673                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           89880                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           12.101391                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   147.743494                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.024741                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   451.672222                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2342.669811                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.036070                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000738                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.110272                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.571941                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.719753                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1257                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1343                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        17492648                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       17492648                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  61142846273                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-21733.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-21733.numOps                     0                       # Number of Ops committed
system.cpu1.thread-21733.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     98192985                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        98192985                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     98194826                       # number of overall hits
system.cpu2.dcache.overall_hits::total       98194826                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       526668                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        526672                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       526793                       # number of overall misses
system.cpu2.dcache.overall_misses::total       526797                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  22895670411                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22895670411                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  22895670411                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22895670411                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98719653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98719657                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98721619                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98721623                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.005336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005336                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43472.681862                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43472.351693                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43462.366453                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43462.036441                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       347161                       # number of writebacks
system.cpu2.dcache.writebacks::total           347161                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       178371                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       178371                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       178371                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       178371                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       348297                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       348297                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       348402                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       348402                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9312475203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9312475203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9313182162                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9313182162                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26737.167426                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26737.167426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26731.138633                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26731.138633                       # average overall mshr miss latency
system.cpu2.dcache.replacements                347161                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68432593                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68432593                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       414696                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       414700                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  22206379725                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22206379725                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68847289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68847293                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.006023                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006023                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53548.574679                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53548.058175                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       178012                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       178012                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       236684                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       236684                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   8661902094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8661902094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 36596.905976                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36596.905976                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     29760392                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29760392                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       111972                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       111972                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    689290686                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    689290686                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     29872364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29872364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6155.920105                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6155.920105                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          359                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          359                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       111613                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111613                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    650573109                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    650573109                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003736                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5828.829160                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5828.829160                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1841                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.554347                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98543358                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           347673                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           283.436902                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.003686                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.550661                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995216                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999130                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        790120657                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       790120657                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     66025883                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        66025903                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     66025883                       # number of overall hits
system.cpu2.icache.overall_hits::total       66025903                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       203348                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        203351                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       203348                       # number of overall misses
system.cpu2.icache.overall_misses::total       203351                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   1044610011                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1044610011                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   1044610011                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1044610011                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     66229231                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     66229254                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     66229231                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     66229254                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.003070                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.003070                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5137.055742                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5136.979956                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5137.055742                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5136.979956                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       195743                       # number of writebacks
system.cpu2.icache.writebacks::total           195743                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         7087                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7087                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         7087                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7087                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       196261                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       196261                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       196261                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       196261                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    943930125                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    943930125                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    943930125                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    943930125                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002963                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002963                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002963                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002963                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4809.565451                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4809.565451                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4809.565451                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4809.565451                       # average overall mshr miss latency
system.cpu2.icache.replacements                195743                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     66025883                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       66025903                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       203348                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       203351                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   1044610011                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1044610011                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     66229231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     66229254                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5137.055742                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5136.979956                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         7087                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7087                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       196261                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       196261                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    943930125                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    943930125                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4809.565451                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4809.565451                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.481646                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           66222167                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196264                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           337.413723                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.527185                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   510.954460                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001030                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.997958                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998988                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        530030296                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       530030296                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         433040                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       257146                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       375657                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          757                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          757                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        110897                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       110897                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       433040                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       588260                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1044021                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1632281                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25087744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     44469376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            69557120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        89910                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5754240                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        634593                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.009051                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.094708                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              628849     99.09%     99.09% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5744      0.91%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          634593                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       723741867                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy      196085323                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      347579720                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst       194053                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       261440                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         455493                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst       194053                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       261440                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        455493                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         2197                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        86229                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        88433                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         2197                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        86229                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        88433                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     91717857                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   8089103799                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   8180821656                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     91717857                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   8089103799                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   8180821656                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst       196250                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       347669                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       543926                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst       196250                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       347669                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       543926                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.011195                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.248020                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.162583                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.011195                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.248020                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.162583                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 41746.862540                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 93809.551299                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 92508.697613                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 41746.862540                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 93809.551299                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 92508.697613                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        89899                       # number of writebacks
system.cpu2.l2cache.writebacks::total           89899                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         2197                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        86229                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        88426                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         2197                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        86229                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        88426                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     90986256                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8060389542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8151375798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     90986256                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8060389542                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8151375798                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.011195                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.248020                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.162570                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.011195                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.248020                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.162570                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 41413.862540                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93476.551299                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 92183.020808                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 41413.862540                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93476.551299                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 92183.020808                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                89899                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       199020                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       199020                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       199020                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       199020                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       343647                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       343647                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       343647                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       343647                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          757                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          757                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          757                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          757                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       104629                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       104629                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         6268                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         6268                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    183101049                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    183101049                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       110897                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       110897                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.056521                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.056521                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29212.037173                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29212.037173                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         6268                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         6268                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    181013805                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    181013805                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.056521                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.056521                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28879.037173                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28879.037173                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst       194053                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       156811                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       350864                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         2197                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        79961                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        82165                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     91717857                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7906002750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7997720607                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst       196250                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       236772                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       433029                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.011195                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.337713                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.189745                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 41746.862540                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98873.235077                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97337.316461                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         2197                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        79961                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        82158                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     90986256                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7879375737                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7970361993                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.011195                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.337713                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189729                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 41413.862540                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98540.235077                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97012.609764                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2761.046970                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1087350                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           92864                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           11.709058                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   208.727908                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     1.015665                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.298154                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   404.470662                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2146.534582                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.050959                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000248                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000073                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.098748                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.524056                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.674084                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1224                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          475                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1168                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        17490464                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       17490464                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  61142846273                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31449.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31449.numOps                      0                       # Number of Ops committed
system.cpu2.thread31449.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     98201371                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        98201371                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     98203212                       # number of overall hits
system.cpu3.dcache.overall_hits::total       98203212                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       526227                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        526231                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       526352                       # number of overall misses
system.cpu3.dcache.overall_misses::total       526356                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  22879674090                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22879674090                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  22879674090                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22879674090                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     98727598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     98727602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     98729564                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     98729568                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005330                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005330                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005331                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005331                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43478.715630                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43478.385139                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 43468.390146                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43468.059811                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       347128                       # number of writebacks
system.cpu3.dcache.writebacks::total           347128                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       178073                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       178073                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       178073                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       178073                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       348154                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       348154                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       348259                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       348259                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9294072291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9294072291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   9294781581                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9294781581                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26695.290851                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26695.290851                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26689.278902                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26689.278902                       # average overall mshr miss latency
system.cpu3.dcache.replacements                347128                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     68440822                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       68440822                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       414414                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       414418                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  22200478299                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22200478299                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     68855236                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68855240                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006019                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006019                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 53570.772944                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53570.255875                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       177711                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       177711                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       236703                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       236703                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8653520151                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8653520151                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 36558.557141                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36558.557141                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     29760549                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      29760549                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       111813                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111813                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    679195791                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    679195791                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     29872362                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     29872362                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6074.390196                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6074.390196                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          362                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          362                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       111451                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111451                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    640552140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    640552140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5747.388000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5747.388000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1841                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       709290                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       709290                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6755.142857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6755.142857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.553743                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98551586                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           347640                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           283.487476                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.003687                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.550056                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003913                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995215                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999128                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        790184184                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       790184184                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     66031773                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        66031793                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     66031773                       # number of overall hits
system.cpu3.icache.overall_hits::total       66031793                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       203338                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        203341                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       203338                       # number of overall misses
system.cpu3.icache.overall_misses::total       203341                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   1042113177                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1042113177                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   1042113177                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1042113177                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     66235111                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     66235134                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     66235111                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     66235134                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.130435                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.130435                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5125.029149                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5124.953536                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5125.029149                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5124.953536                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       195795                       # number of writebacks
system.cpu3.icache.writebacks::total           195795                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         7024                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7024                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         7024                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7024                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       196314                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       196314                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       196314                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       196314                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    942206850                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    942206850                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    942206850                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    942206850                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  4799.488829                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  4799.488829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  4799.488829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  4799.488829                       # average overall mshr miss latency
system.cpu3.icache.replacements                195795                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     66031773                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       66031793                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       203338                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       203341                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   1042113177                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1042113177                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     66235111                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     66235134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5125.029149                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5124.953536                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         7024                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7024                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       196314                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       196314                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    942206850                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    942206850                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  4799.488829                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  4799.488829                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.481094                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           66228110                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           196317                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           337.352904                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.527189                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   510.953904                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001030                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.997957                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998987                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        530077389                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       530077389                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         433111                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       256380                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       373257                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        110846                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       110846                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       433111                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       588417                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1043698                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1632115                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25094400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     44465152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            69559552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        86726                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                5550464                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        631316                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006445                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.080023                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              627247     99.36%     99.36% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                4069      0.64%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          631316                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       723730212                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      196139930                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      347509125                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       194238                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       262500                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         456738                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       194238                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       262500                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        456738                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         2064                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        85136                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        87207                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         2064                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        85136                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        87207                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     89298945                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8067260331                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8156559276                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     89298945                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8067260331                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8156559276                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       196302                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       347636                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       543945                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       196302                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       347636                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       543945                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.010514                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.244900                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.160323                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.010514                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.244900                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.160323                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 43264.992733                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94757.333337                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93531.015584                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 43264.992733                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94757.333337                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93531.015584                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        86714                       # number of writebacks
system.cpu3.l2cache.writebacks::total           86714                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         2064                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        85136                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        87200                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         2064                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        85136                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        87200                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     88611633                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8038910043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8127521676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     88611633                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8038910043                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8127521676                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010514                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.244900                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.160310                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010514                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.244900                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.160310                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 42931.992733                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94424.333337                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 93205.523807                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 42931.992733                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94424.333337                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 93205.523807                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                86714                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       199127                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       199127                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       199127                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       199127                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       343573                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       343573                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       343573                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       343573                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          645                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          645                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       105164                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       105164                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         5682                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5682                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    171623538                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    171623538                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       110846                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       110846                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.051260                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.051260                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 30204.776135                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 30204.776135                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         5682                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5682                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    169731432                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    169731432                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.051260                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.051260                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29871.776135                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29871.776135                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       194238                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       157336                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       351574                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         2064                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        79454                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        81525                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     89298945                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7895636793                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7984935738                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       196302                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       236790                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       433099                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.010514                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.335546                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.188236                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 43264.992733                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99373.685315                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97944.627268                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         2064                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        79454                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        81518                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     88611633                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7869178611                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7957790244                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.010514                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.335546                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188220                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 42931.992733                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 99040.685315                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97620.037832                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2948.021438                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1087290                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           89878                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           12.097399                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   147.696981                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.024767                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   451.639126                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2342.660563                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.036059                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000738                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.110263                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.571939                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.719732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1251                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1345                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        17486518                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       17486518                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  61142846273                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              327403                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        389495                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        107277                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             71676                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              23897                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             23897                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         327403                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       262088                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       258272                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       262047                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       258254                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1040661                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     11113024                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10947776                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     11111296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     10947008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 44119104                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            230387                       # Total snoops (count)
system.l3bus.snoopTraffic                    10157504                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             581695                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   581695    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               581695                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            342133175                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            58902368                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            58083844                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58896364                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            58079184                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1490                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         9736                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst         1357                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         8653                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst         1490                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9731                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst         1356                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         8666                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               42479                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1490                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         9736                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst         1357                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         8653                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst         1490                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9731                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst         1356                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         8666                       # number of overall hits
system.l3cache.overall_hits::total              42479                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          707                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        76507                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        76488                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          707                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        76498                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        76470                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            308821                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          707                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        76507                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        76488                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          707                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        76498                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        76470                       # number of overall misses
system.l3cache.overall_misses::total           308821                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     59514759                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7549663113                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     60615657                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7537839948                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     61348590                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7579364381                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     61381224                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7577173908                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30486901580                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     59514759                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7549663113                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     60615657                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7537839948                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     61348590                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7579364381                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     61381224                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7577173908                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30486901580                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2197                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        86243                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         2065                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        85141                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         2197                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        86229                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         2064                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        85136                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          351300                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2197                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        86243                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         2065                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        85141                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         2197                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        86229                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         2064                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        85136                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         351300                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.321802                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.887110                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.342857                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.898369                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.321802                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.887149                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.343023                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.898210                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.879081                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.321802                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.887110                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.342857                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.898369                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.321802                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.887149                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.343023                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.898210                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.879081                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 84179.291372                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98679.377220                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 85615.334746                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98549.314245                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86773.111740                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 99079.248882                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 86696.644068                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 99086.882542                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 98720.299397                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 84179.291372                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98679.377220                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 85615.334746                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98549.314245                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86773.111740                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 99079.248882                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 86696.644068                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 99086.882542                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 98720.299397                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         158711                       # number of writebacks
system.l3cache.writebacks::total               158711                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          707                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        76507                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        76488                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          707                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        76498                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        76470                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       308793                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          707                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        76507                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        76488                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          707                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        76498                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        76470                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       308793                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     54806139                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7040126493                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     55900377                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7028429868                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     56639970                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7069887701                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     56665944                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7067883708                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28430340200                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     54806139                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7040126493                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     55900377                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7028429868                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     56639970                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7069887701                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     56665944                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7067883708                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28430340200                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.321802                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.887110                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.342857                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.898369                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.321802                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.887149                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.343023                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.898210                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.879001                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.321802                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.887110                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.342857                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.898369                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.321802                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.887149                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.343023                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.898210                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.879001                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77519.291372                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92019.377220                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78955.334746                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91889.314245                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 80113.111740                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 92419.248882                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 80036.644068                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92426.882542                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 92069.250922                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77519.291372                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92019.377220                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78955.334746                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91889.314245                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 80113.111740                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 92419.248882                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 80036.644068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92426.882542                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 92069.250922                       # average overall mshr miss latency
system.l3cache.replacements                    230387                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       230784                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       230784                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       230784                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       230784                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       107277                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       107277                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       107277                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       107277                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data         5354                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4765                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         5355                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4767                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            20241                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data          913                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          915                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          913                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          915                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           3656                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     80580006                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     84714867                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     81030222                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     80313273                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    326638368                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         6267                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         5680                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         6268                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         5682                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        23897                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.145684                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.161092                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.145660                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.161035                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.152990                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 88258.495071                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92584.554098                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 88751.612267                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 87774.068852                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89343.098468                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          913                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          915                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          913                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          915                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         3656                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     74499426                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     78620967                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     74949642                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     74219373                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    302289408                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.145684                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.161092                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.145660                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.161035                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.152990                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 81598.495071                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 85924.554098                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82091.612267                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81114.068852                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82683.098468                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1490                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         4382                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst         1357                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         3888                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst         1490                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         4376                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst         1356                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3899                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22238                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          707                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        75594                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        75573                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          707                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        75585                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        75555                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       305165                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     59514759                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7469083107                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     60615657                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7453125081                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     61348590                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7498334159                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     61381224                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7496860635                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30160263212                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2197                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        79976                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         2065                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        79461                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         2197                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        79961                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         2064                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        79454                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       327403                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.321802                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945209                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.342857                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.951070                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.321802                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.945273                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.343023                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.950928                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.932078                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 84179.291372                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98805.237281                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 85615.334746                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98621.532571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86773.111740                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 99203.997605                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 86696.644068                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99223.885051                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98832.642053                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          707                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        75594                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        75573                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          707                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        75585                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        75555                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       305137                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     54806139                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   6965627067                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55900377                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6949808901                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     56639970                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6994938059                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     56665944                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6993664335                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28128050792                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.321802                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945209                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.342857                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.951070                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.321802                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.945273                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.343023                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.950928                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.931992                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 77519.291372                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92145.237281                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 78955.334746                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91961.532571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 80113.111740                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 92543.997605                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 80036.644068                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 92563.885051                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92181.711140                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            56065.775548                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 380540                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               338061                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.125655                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16546785374943                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 56065.775548                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.855496                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.855496                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65195                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5052                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        44205                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        15586                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994797                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             11367837                       # Number of tag accesses
system.l3cache.tags.data_accesses            11367837                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    158711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     76504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     76487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     76496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     76468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002345807702                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              756574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158711                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308793                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158711                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  101138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   36851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  10605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.007143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    502.024244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8817     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.987188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.864768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.599065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3074     34.85%     34.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              157      1.78%     36.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2609     29.58%     66.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1675     18.99%     85.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              702      7.96%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              324      3.67%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      1.18%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               57      0.65%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.35%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.23%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.18%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.11%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.07%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.06%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                2      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::93                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::105               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19762752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10157504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   61142206923                       # Total gap between requests
system.mem_ctrls.avgGap                     130784.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        45248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      4896256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      4895168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        45248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4895744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      4893952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10153408                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 740037.393705812399                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 80078954.410282135010                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 741084.122692666366                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 80061160.017505615950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 740037.393705812399                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 80070580.578387305140                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 741084.122692666366                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 80041272.166755393147                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166060413.577434241772                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        76507                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        76488                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        76498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        76470                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       158711                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     28308677                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4167080117                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29363336                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4156164781                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     30138420                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   4197239632                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     30128100                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4196207725                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2963242036963                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     40040.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54466.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     41473.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54337.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42628.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     54867.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     42553.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     54873.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18670678.38                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           239800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              13766                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      207                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  29852                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           28                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        45248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      4896448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      4895232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        45248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4895872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      4894080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19764544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        45248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        45248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       181888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10157504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10157504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        76507                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        76488                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        76498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        76470                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         308821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       158711                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        158711                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       740037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     80082095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       741084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     80062207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       740037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     80072674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       741084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     80043366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323251892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       740037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       741084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       740037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       741084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2974804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    166127404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       166127404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    166127404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       740037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     80082095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       741084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     80062207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       740037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     80072674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       741084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     80043366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       489379297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               308785                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              158647                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9773                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         9516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         9562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         9691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         9760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         9590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         9627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         9816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         9651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         9791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         9757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         9490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         9453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         9739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         9108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4769                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11433363568                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1028871620                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16834630788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37026.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54518.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              203044                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              24571                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.76                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           15.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.743076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.849767                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    79.784409                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       115738     48.26%     48.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        76479     31.89%     80.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        45049     18.78%     98.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2188      0.91%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           97      0.04%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           70      0.03%     99.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          115      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19762240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10153408                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.214210                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              166.060414                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    747929748.384021                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    994350572.611204                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1298847533.087787                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  596274114.911972                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21797531586.363781                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 48236006804.429977                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2851305069.581041                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  76522245429.369690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1251.532069                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3923055003                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5506900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51712891270                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             305165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158711                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71676                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3656                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3656                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         305165                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       848029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       848029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 848029                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     29922048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     29922048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29922048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308821                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308821    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308821                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           390949993                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585878969                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       65116193                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     44579082                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3169052                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     34420733                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       33285475                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.701819                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8102837                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         2322                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        29876                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        27505                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         2371                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    199591757                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2920630                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    156674072                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.579475                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.824152                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     47586744     30.37%     30.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     32288124     20.61%     50.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     17351210     11.07%     62.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     16215757     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8755801      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4361091      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3357855      2.14%     82.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2536656      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24220834     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    156674072                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     404136868                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           93132169                       # Number of memory references committed
system.switch_cpus0.commit.loads             63251494                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          36138617                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            459072                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          402752498                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      4796486                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       946334      0.23%      0.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    305869973     75.68%     75.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3318339      0.82%     76.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     63021958     15.59%     92.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     29651139      7.34%     99.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       229536      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       229536      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    404136868                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24220834                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        17782704                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     72085281                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         68511404                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     22084637                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3013970                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     30467201                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       254138                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     651856328                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1163399                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           82194215                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36236427                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                57726                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1473                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5126477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             443740245                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           65116193                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41415817                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            175088877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6524830                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          199                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         66247072                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        68364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    183477999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.900469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.361156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        60006481     32.71%     32.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9085712      4.95%     37.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         8909184      4.86%     42.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8276831      4.51%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         9163432      4.99%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16616748      9.06%     61.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         9883955      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7410684      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        54124972     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    183477999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354640                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.416726                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           66247103                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   58                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13313766                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       31299441                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        50663                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation       109695                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      13523900                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         3994                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  61142856273                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3013970                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26828810                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40245534                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         81125484                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     32264198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     634241486                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       891169                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25424320                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1707657                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        276684                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           50                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    817165441                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1623420888                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1037869436                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           324339                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    521179499                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       295985792                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         84122193                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               736181863                       # The number of ROB reads
system.switch_cpus0.rob.writes             1234336030                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          404136868                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       65123026                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44582962                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3169156                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     34423992                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       33288475                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.701379                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8104103                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         2391                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        29888                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        27518                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2370                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    199670046                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2920600                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    156663870                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.579642                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.823812                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     47557907     30.36%     30.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     32294787     20.61%     50.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     17361027     11.08%     62.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     16220784     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8760027      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4361014      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3360415      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2533369      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24214540     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    156663870                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249999938                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     404136764                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           93132143                       # Number of memory references committed
system.switch_cpus1.commit.loads             63251478                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36138608                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            459072                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          402752395                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      4796483                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       946333      0.23%      0.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    305869899     75.68%     75.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3318336      0.82%     76.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     63021942     15.59%     92.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     29651129      7.34%     99.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       229536      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       229536      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    404136764                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24214540                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        17781548                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     72074127                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         68519451                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     22087549                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3014695                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     30469229                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       254292                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     651945771                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1163683                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           82211919                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36238655                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                57705                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1469                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      5123949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             443799782                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           65123026                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41420096                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            175089995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6526532                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         66256606                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        68281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    183477373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.900989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.361055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        59988637     32.70%     32.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9087069      4.95%     37.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         8911447      4.86%     42.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8277642      4.51%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         9163418      4.99%     52.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16621858      9.06%     61.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         9884200      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7412605      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54130497     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    183477373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354677                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.417050                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           66256629                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   50                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13322161                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       31312133                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        50769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation       110401                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      13532135                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         3991                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  61142856273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3014695                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26833161                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40228121                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81131052                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     32270341                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     634327147                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       889278                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25427425                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1704829                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        279713                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           46                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    817268344                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1623636861                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1038022221                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           324339                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    521179378                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       296088771                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         84153411                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               736256140                       # The number of ROB reads
system.switch_cpus1.rob.writes             1234502148                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249999938                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          404136764                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       65098800                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     44567753                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3168093                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     34412488                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33277579                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    96.702043                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8100202                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         2354                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        29867                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        27495                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         2372                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    199547472                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2919728                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    156677957                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.578643                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.823901                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     47617353     30.39%     30.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     32276420     20.60%     50.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     17351548     11.07%     62.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     16214295     10.35%     72.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8754108      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4361277      2.78%     80.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3358431      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2535527      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24208998     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    156677957                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249925889                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     404016477                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           93105162                       # Number of memory references committed
system.switch_cpus2.commit.loads             63232797                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          36127823                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating            458936                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          402632433                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      4795047                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       946121      0.23%      0.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    305778038     75.68%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3317278      0.82%     76.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       869878      0.22%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     63003329     15.59%     92.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     29642897      7.34%     99.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       229468      0.06%     99.94% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       229468      0.06%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    404016477                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24208998                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        17776695                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     72112839                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         68495067                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     22077501                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3013154                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     30459589                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       254071                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     651679309                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1163267                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           82178179                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36226578                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                57701                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1473                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      5124452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             443613784                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           65098800                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41405276                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            175089034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6523084                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          200                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         66229231                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        68330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    183475259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.899419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.361267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        60037071     32.72%     32.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9083365      4.95%     37.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         8906178      4.85%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8276388      4.51%     47.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         9160161      4.99%     52.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16615031      9.06%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         9880216      5.39%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7409875      4.04%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        54106974     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    183475259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.354545                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.416037                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           66229262                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   56                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13323543                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       31292809                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        50553                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation       109853                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      13519988                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         3901                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  61142856273                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3013154                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26823082                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40284978                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         81102248                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     32251794                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     634068458                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       890374                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25418352                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1701356                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        274532                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents           54                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands    816942816                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1622980475                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1037588568                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups           324173                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    521023763                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       295918919                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         84103111                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               736032908                       # The number of ROB reads
system.switch_cpus2.rob.writes             1234000062                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249925889                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          404016477                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       65102625                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     44568999                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3168324                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34413626                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       33278508                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    96.701545                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8101533                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         2395                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        29879                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        27512                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2367                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    199588712                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2919854                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    156674098                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.578706                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823787                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     47608009     30.39%     30.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     32278364     20.60%     50.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     17355057     11.08%     62.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     16214657     10.35%     72.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8753279      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4363306      2.78%     80.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3361179      2.15%     82.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2534721      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24205526     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    156674098                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249925861                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     404016424                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           93105146                       # Number of memory references committed
system.switch_cpus3.commit.loads             63232784                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          36127816                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            458936                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          402632380                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      4795047                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       946121      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    305778001     75.68%     75.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3317278      0.82%     76.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       869878      0.22%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     63003316     15.59%     92.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     29642894      7.34%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       229468      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       229468      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    404016424                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24205526                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        17775100                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     72108913                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68500842                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     22078328                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3013903                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     30460520                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       254221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     651731771                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1163609                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           82183123                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36228736                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                57692                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1468                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      5121988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             443652350                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           65102625                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41407553                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            175092550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6524776                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         66235111                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        68300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    183477089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.899703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.361234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        60029871     32.72%     32.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9083096      4.95%     37.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         8907526      4.85%     42.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8276122      4.51%     47.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         9159049      4.99%     52.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16618087      9.06%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         9881451      5.39%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7410797      4.04%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        54111090     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    183477089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354566                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.416247                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           66235134                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   49                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525489694                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13320464                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       31300020                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        50724                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation       110424                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      13524927                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         3985                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  61142856273                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3013903                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26821785                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40291159                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         81107957                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     32242282                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     634117144                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       891512                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25413971                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1699823                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        270076                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           46                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    816999767                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1623102397                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1037671656                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           324207                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    521023710                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       295976008                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         84103924                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               736073708                       # The number of ROB reads
system.switch_cpus3.rob.writes             1234088245                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249925861                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          404016424                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
