{"Source Block": ["hdl/library/common/ad_dds.v@67:81@HdlStmProcess", "\n  assign dds_data = (DISABLE == 1) ? 16'd0 : dds_data_out;\n\n  // dds channel output\n\n  always @(posedge clk) begin\n    dds_data_int <= dds_data_0_s + dds_data_1_s;\n    dds_data_out[15:15] <= dds_data_int[15] ^ dds_format;\n    dds_data_out[14: 0] <= dds_data_int[14:0];\n  end\n\n  always @(posedge clk) begin\n    dds_scale_0_d <= dds_scale_0;\n    dds_scale_1_d <= dds_scale_1;\n  end\n"], "Clone Blocks": [["hdl/library/common/ad_dds.v@73:86", "    dds_data_int <= dds_data_0_s + dds_data_1_s;\n    dds_data_out[15:15] <= dds_data_int[15] ^ dds_format;\n    dds_data_out[14: 0] <= dds_data_int[14:0];\n  end\n\n  always @(posedge clk) begin\n    dds_scale_0_d <= dds_scale_0;\n    dds_scale_1_d <= dds_scale_1;\n  end\n  // dds-1\n\n  ad_dds_1 i_dds_1_0 (\n    .clk (clk),\n    .angle (dds_phase_0),\n"]], "Diff Content": {"Delete": [[72, "  always @(posedge clk) begin\n"], [73, "    dds_data_int <= dds_data_0_s + dds_data_1_s;\n"], [74, "    dds_data_out[15:15] <= dds_data_int[15] ^ dds_format;\n"], [75, "    dds_data_out[14: 0] <= dds_data_int[14:0];\n"], [76, "  end\n"]], "Add": []}}