# 8Bit-Full-Adder-on-ARTIX-7-FPGA
Verilog code to implement 8 bit full adder and demonstration of the  result on FPGA board.
* VERILOG CODE
![image](https://github.com/user-attachments/assets/7a22248d-1948-460f-af16-fbc683f9ccdb)
![image](https://github.com/user-attachments/assets/54c5c3e0-f71d-4489-81ff-2d11e4c73fba)
![image](https://github.com/user-attachments/assets/45390bc8-a939-4882-b2ff-3480bde00dd2)
* RTL SCHEMATIC
  ![image](https://github.com/user-attachments/assets/ac69d4ce-2f18-435d-86ba-e9a785006d8a)
* RTL SCHEMATIC


