# compile vhdl design source files
vhdl xil_defaultlib  "../../../exp6_simu2.srcs/sources_1/new/JK_FF.vhd"
vhdl xil_defaultlib  "../../../exp6_simu2.srcs/sources_1/new/main.vhd"
vhdl xil_defaultlib  "../../../exp6_simu2.srcs/sim_1/new/main_tb.vhd"

# Do not sort compile order
nosort
