/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az371-38
+ date
Wed Dec  7 19:12:16 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1670440336
+ CACTUS_STARTTIME=1670440336
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Dec 07 2022 (18:41:01)
Run date:          Dec 07 2022 (19:12:16+0000)
Run host:          fv-az371-38.ipdn00qvwfrujbrcphh0gwusye.dx.internal.cloudapp.net (pid=111300)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az371-38
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=af6264d7-8be5-014f-9b6e-2b750aa7bf17, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1023-azure, OSVersion="#29~20.04.1-Ubuntu SMP Wed Oct 26 19:18:25 UTC 2022", HostName=fv-az371-38, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00296029 sec
      iterations=10000000... time=0.028444 sec
      iterations=100000000... time=0.289216 sec
      iterations=400000000... time=1.19349 sec
      iterations=400000000... time=0.895432 sec
      result: 2.68405 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00333809 sec
      iterations=10000000... time=0.0309271 sec
      iterations=100000000... time=0.315017 sec
      iterations=300000000... time=0.965251 sec
      iterations=600000000... time=1.95508 sec
      result: 9.82059 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.002077 sec
      iterations=10000000... time=0.0210446 sec
      iterations=100000000... time=0.205172 sec
      iterations=500000000... time=1.0375 sec
      result: 7.71081 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000130599 sec
      iterations=10000... time=0.0013189 sec
      iterations=100000... time=0.0140795 sec
      iterations=1000000... time=0.148778 sec
      iterations=7000000... time=1.0236 sec
      result: 1.46228 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000594899 sec
      iterations=10000... time=0.00473949 sec
      iterations=100000... time=0.0514491 sec
      iterations=1000000... time=0.488642 sec
      iterations=2000000... time=0.970155 sec
      iterations=4000000... time=1.9389 sec
      result: 4.84726 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.03e-05 sec
      iterations=1000... time=0.000294899 sec
      iterations=10000... time=0.00308629 sec
      iterations=100000... time=0.0302105 sec
      iterations=1000000... time=0.300285 sec
      iterations=4000000... time=1.1903 sec
      result: 82.5873 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=4.75e-05 sec
      iterations=100... time=0.000449199 sec
      iterations=1000... time=0.00483069 sec
      iterations=10000... time=0.0530261 sec
      iterations=100000... time=0.504 sec
      iterations=200000... time=0.956252 sec
      iterations=400000... time=1.89346 sec
      result: 41.534 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.86e-05 sec
      iterations=100000... time=0.0003048 sec
      iterations=1000000... time=0.0031114 sec
      iterations=10000000... time=0.0295376 sec
      iterations=100000000... time=0.300552 sec
      iterations=400000000... time=1.2127 sec
      result: 0.378968 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.88e-05 sec
      iterations=10000... time=0.000177 sec
      iterations=100000... time=0.0017251 sec
      iterations=1000000... time=0.0177905 sec
      iterations=10000000... time=0.183084 sec
      iterations=60000000... time=1.13016 sec
      result: 2.3545 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.6e-06 sec
      iterations=100... time=5.88e-05 sec
      iterations=1000... time=0.000570299 sec
      iterations=10000... time=0.00562099 sec
      iterations=100000... time=0.0588867 sec
      iterations=1000000... time=0.583278 sec
      iterations=2000000... time=1.1861 sec
      result: 41.4401 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=7.75e-05 sec
      iterations=100... time=0.000815298 sec
      iterations=1000... time=0.00866389 sec
      iterations=10000... time=0.0824716 sec
      iterations=100000... time=0.852035 sec
      iterations=200000... time=1.86729 sec
      result: 21.0581 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.62e-05 sec
      iterations=10... time=0.0001938 sec
      iterations=100... time=0.0022019 sec
      iterations=1000... time=0.0207767 sec
      iterations=10000... time=0.269424 sec
      iterations=40000... time=1.25954 sec
      result: 0.054877 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000155699 sec
      iterations=10... time=0.000841997 sec
      iterations=100... time=0.00792447 sec
      iterations=1000... time=0.0807414 sec
      iterations=10000... time=1.05334 sec
      result: 0.115508 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00409578 sec
      iterations=10... time=0.0720811 sec
      iterations=100... time=0.533941 sec
      iterations=200... time=1.10354 sec
      result: 0.268509 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0029444 sec
      iterations=10000000... time=0.0380844 sec
      iterations=100000000... time=0.408074 sec
      iterations=300000000... time=1.17886 sec
      iterations=300000000... time=0.883569 sec
      result: 2.03186 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00335879 sec
      iterations=10000000... time=0.0490757 sec
      iterations=100000000... time=0.439139 sec
      iterations=300000000... time=1.30051 sec
      result: 7.38169 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00224919 sec
      iterations=10000000... time=0.0282616 sec
      iterations=100000000... time=0.270812 sec
      iterations=400000000... time=1.06209 sec
      result: 6.02587 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001305 sec
      iterations=10000... time=0.00133765 sec
      iterations=100000... time=0.0249372 sec
      iterations=1000000... time=0.198887 sec
      iterations=6000000... time=1.158 sec
      result: 1.92999 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.00456614 sec
      iterations=10000... time=0.00503734 sec
      iterations=100000... time=0.0704798 sec
      iterations=1000000... time=0.6554 sec
      iterations=2000000... time=1.36931 sec
      result: 6.84657 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=2.62e-05 sec
      iterations=1000... time=0.000364699 sec
      iterations=10000... time=0.00294464 sec
      iterations=100000... time=0.0450471 sec
      iterations=1000000... time=0.390938 sec
      iterations=3000000... time=1.17308 sec
      result: 62.8501 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.15e-06 sec
      iterations=10... time=5.02e-05 sec
      iterations=100... time=0.000468049 sec
      iterations=1000... time=0.00703364 sec
      iterations=10000... time=0.0705618 sec
      iterations=100000... time=0.671911 sec
      iterations=200000... time=1.33041 sec
      result: 29.5561 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.65e-06 sec
      iterations=10000... time=2.665e-05 sec
      iterations=100000... time=0.000321999 sec
      iterations=1000000... time=0.00317849 sec
      iterations=10000000... time=0.0407621 sec
      iterations=100000000... time=0.395823 sec
      iterations=300000000... time=1.22798 sec
      result: 0.511657 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.135e-05 sec
      iterations=10000... time=0.00022315 sec
      iterations=100000... time=0.0018953 sec
      iterations=1000000... time=0.0288284 sec
      iterations=10000000... time=0.246987 sec
      iterations=40000000... time=0.967889 sec
      iterations=80000000... time=1.92566 sec
      result: 3.00885 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=4.75e-06 sec
      iterations=100... time=4.215e-05 sec
      iterations=1000... time=0.000405399 sec
      iterations=10000... time=0.00870518 sec
      iterations=100000... time=0.0548026 sec
      iterations=1000000... time=0.589196 sec
      iterations=2000000... time=1.21293 sec
      result: 40.5235 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.75e-06 sec
      iterations=10... time=9.19e-05 sec
      iterations=100... time=0.000847697 sec
      iterations=1000... time=0.012206 sec
      iterations=10000... time=0.106268 sec
      iterations=100000... time=1.09678 sec
      result: 17.926 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.42e-05 sec
      iterations=10... time=7.52e-05 sec
      iterations=100... time=0.000775047 sec
      iterations=1000... time=0.011838 sec
      iterations=10000... time=0.116196 sec
      iterations=90000... time=0.939932 sec
      iterations=180000... time=1.83121 sec
      result: 0.0716576 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.3e-05 sec
      iterations=10... time=0.000439299 sec
      iterations=100... time=0.00460784 sec
      iterations=1000... time=0.0440521 sec
      iterations=10000... time=0.455702 sec
      iterations=20000... time=0.908515 sec
      iterations=40000... time=1.79901 sec
      result: 0.129672 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1850 nsec
    MPI bandwidth: 3.79097 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Dec  7 19:13:13 UTC 2022
+ echo Done.
Done.
  Elapsed time: 57.8 s
