<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: sdk/bsp/peripherals/include/hw_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_1b831ef1cecb49d6eddab2beb5a76e48.html">bsp</a></li><li class="navelem"><a class="el" href="dir_937144c9b7a1e4674ae40c2b5f1a4e9d.html">peripherals</a></li><li class="navelem"><a class="el" href="dir_4127c30225f0c1d044a3c954a898f814.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hw_spi.h File Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___p_e_r_p_h_e_r_a_l_s.html">Peripheral LLD's</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___p_e_r___c_o_m_m.html">Comm Drivers</a> &raquo; <a class="el" href="group___h_w___s_p_i.html">SPI Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Serial Peripheral Interface (SPI) Low Level Driver (LLD) API definition.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="sdk__defs_8h_source.html">sdk_defs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="hw__gpio_8h_source.html">hw_gpio.h</a>&quot;</code><br />
</div>
<p><a href="hw__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___pad.html">SPI_Pad</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI chip-select pin definition.  <a href="struct_s_p_i___pad.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__config.html">spi_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI configuration.  <a href="structspi__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa3d09f3b50eb6189bef57d77d3d5f77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaa3d09f3b50eb6189bef57d77d3d5f77f">HW_SPI1</a>&#160;&#160;&#160;((void *)SPI_BASE)</td></tr>
<tr class="memdesc:gaa3d09f3b50eb6189bef57d77d3d5f77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI controller number.  <a href="group___h_w___s_p_i.html#gaa3d09f3b50eb6189bef57d77d3d5f77f">More...</a><br /></td></tr>
<tr class="separator:gaa3d09f3b50eb6189bef57d77d3d5f77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703fb6ccaa58642dddcf936dc1636748"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga703fb6ccaa58642dddcf936dc1636748">HW_SPI_DMA_SUPPORT</a>&#160;&#160;&#160;dg_configSPI_DMA_SUPPORT</td></tr>
<tr class="memdesc:ga703fb6ccaa58642dddcf936dc1636748"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA support for SPI. <br /></td></tr>
<tr class="separator:ga703fb6ccaa58642dddcf936dc1636748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c8fb40cce4f546f50120996421075b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga00c8fb40cce4f546f50120996421075b">HW_SPI1_USE_FIXED_WORD_SIZE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga00c8fb40cce4f546f50120996421075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use predefined (fixed) word size to optimize performance.  <a href="group___h_w___s_p_i.html#ga00c8fb40cce4f546f50120996421075b">More...</a><br /></td></tr>
<tr class="separator:ga00c8fb40cce4f546f50120996421075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b341e0c3dc9ed634586e90ba1aaf67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga2b341e0c3dc9ed634586e90ba1aaf67a">HW_SPI_REG_SETF</a>(id,  reg,  field,  val)</td></tr>
<tr class="memdesc:ga2b341e0c3dc9ed634586e90ba1aaf67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to an SPI register field.  <a href="group___h_w___s_p_i.html#ga2b341e0c3dc9ed634586e90ba1aaf67a">More...</a><br /></td></tr>
<tr class="separator:ga2b341e0c3dc9ed634586e90ba1aaf67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f6f2dab70829e46292146245ad073e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga73f6f2dab70829e46292146245ad073e">HW_SPI_REG_GETF</a>(id,  reg,  field)&#160;&#160;&#160;((SBA(id)-&gt;reg &amp; (SPI_##reg##_##field##_Msk)) &gt;&gt; (SPI_##reg##_##field##_Pos))</td></tr>
<tr class="memdesc:ga73f6f2dab70829e46292146245ad073e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of an SPI register field.  <a href="group___h_w___s_p_i.html#ga73f6f2dab70829e46292146245ad073e">More...</a><br /></td></tr>
<tr class="separator:ga73f6f2dab70829e46292146245ad073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad47cd29a9a9548ddd5b627bed0a624f0"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad47cd29a9a9548ddd5b627bed0a624f0">HW_SPI_FREQ</a></td></tr>
<tr class="memdesc:gad47cd29a9a9548ddd5b627bed0a624f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source clock's divider for the selected SPI clock frequency.  <a href="group___h_w___s_p_i.html#gad47cd29a9a9548ddd5b627bed0a624f0">More...</a><br /></td></tr>
<tr class="separator:gad47cd29a9a9548ddd5b627bed0a624f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga700cecce4e0a953f8e95405af62838e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga700cecce4e0a953f8e95405af62838e5">HW_SPI_WORD</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a8ac3cb215297e1217d7a61a65adc7cc2">HW_SPI_WORD_4BIT</a> = 3, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a34c27cde606ab141463dfe819a0cd78c">HW_SPI_WORD_5BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5af90d1a8dbcb3d5c4081ce29e20ccf8cc">HW_SPI_WORD_6BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a5106d3788e69e07444cce6fffcc116fb">HW_SPI_WORD_7BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a004f380ce5228ff60b0dbbae20e48bad">HW_SPI_WORD_8BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a125ba10b1ad2eeb59c9f0bdd77bf7f26">HW_SPI_WORD_9BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a5edfbd4f08e9596d19e3f5bb27200461">HW_SPI_WORD_10BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a6c30155b9f22408e0265623f96d250a5">HW_SPI_WORD_11BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a16fb731dd4428815915f0e08b5e52479">HW_SPI_WORD_12BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a6bf45c73a5113983159f663eb5b7da6d">HW_SPI_WORD_13BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a097d34731e7665275a37e4b7c9d2d821">HW_SPI_WORD_14BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a65152a613a99342c9560082eb563b8bc">HW_SPI_WORD_15BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a8e7c2e3b25c749f0de2e698ae10aa437">HW_SPI_WORD_16BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5aadbded5a39042f107748419d2689bfc5">HW_SPI_WORD_17BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5ac60ea3524f45f54eeadce3f060116f03">HW_SPI_WORD_18BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a72ce9eb76e19434065e585f285248a69">HW_SPI_WORD_19BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a8238d4c01e5baf2ad15b3ac38eb128ac">HW_SPI_WORD_20BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5ad8e9fcafd8a157f3b824f9ec940066a1">HW_SPI_WORD_21BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a69730d538c6f195ed5aebd09a87976ef">HW_SPI_WORD_22BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5aa9d01573ce76b5d00ff869c7cb54464f">HW_SPI_WORD_23BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a8fc0936939f9f4d19b1eaedc87eba63e">HW_SPI_WORD_24BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5aa7a9cc3899e541a08684c9263ef8d031">HW_SPI_WORD_25BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5adad6dd1241d667f26e6ef46f40b6d832">HW_SPI_WORD_26BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5accfea404265e4757383a214f1db63429">HW_SPI_WORD_27BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a4487674a766a958cbe04823aa23a1b58">HW_SPI_WORD_28BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a8a63c7e9518fe2a08d03d52c3be198ab">HW_SPI_WORD_29BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5ad7a8c014144d1c6d2c4472c0cde392f9">HW_SPI_WORD_30BIT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5ac2ad9380cf27919b344f4d13f1de9151">HW_SPI_WORD_31BIT</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#gga700cecce4e0a953f8e95405af62838e5a3086e44c2c702d696930066924519555">HW_SPI_WORD_32BIT</a>
<br />
 }</td></tr>
<tr class="memdesc:ga700cecce4e0a953f8e95405af62838e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length.  <a href="group___h_w___s_p_i.html#ga700cecce4e0a953f8e95405af62838e5">More...</a><br /></td></tr>
<tr class="separator:ga700cecce4e0a953f8e95405af62838e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ed2340293a9416f9ca8aff1f151d22"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga44ed2340293a9416f9ca8aff1f151d22">HW_SPI_MODE</a> </td></tr>
<tr class="memdesc:ga44ed2340293a9416f9ca8aff1f151d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave mode.  <a href="group___h_w___s_p_i.html#ga44ed2340293a9416f9ca8aff1f151d22">More...</a><br /></td></tr>
<tr class="separator:ga44ed2340293a9416f9ca8aff1f151d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafaee3d160da2d40904ff7fadc85c426"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaafaee3d160da2d40904ff7fadc85c426">HW_SPI_MODE_CPOL_CPHA</a> { <a class="el" href="group___h_w___s_p_i.html#ggaafaee3d160da2d40904ff7fadc85c426a5313c44a4ff04f4c6d652797ba6b2452">HW_SPI_CP_MODE_0</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggaafaee3d160da2d40904ff7fadc85c426a4ea9932fcade349eb0c7b690c8a706f8">HW_SPI_CP_MODE_1</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggaafaee3d160da2d40904ff7fadc85c426a037846929f3044dfe02affd51f307264">HW_SPI_CP_MODE_2</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggaafaee3d160da2d40904ff7fadc85c426a273616460e32602cd63fd47ea635f40b">HW_SPI_CP_MODE_3</a>
 }</td></tr>
<tr class="memdesc:gaafaee3d160da2d40904ff7fadc85c426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the SPI mode Clock Polarity and Clock Phase (CPOL, CPHA)  <a href="group___h_w___s_p_i.html#gaafaee3d160da2d40904ff7fadc85c426">More...</a><br /></td></tr>
<tr class="separator:gaafaee3d160da2d40904ff7fadc85c426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe39c8b159268e73a982ca20fa42aa7b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">HW_SPI_MINT</a> </td></tr>
<tr class="memdesc:gafe39c8b159268e73a982ca20fa42aa7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable/enable interrupts to the CPU.  <a href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">More...</a><br /></td></tr>
<tr class="separator:gafe39c8b159268e73a982ca20fa42aa7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688e0a42b72d26c55452dc7e77ea6b50"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga688e0a42b72d26c55452dc7e77ea6b50">HW_SPI_CLK_SRC</a> { <a class="el" href="group___h_w___s_p_i.html#gga688e0a42b72d26c55452dc7e77ea6b50a7a507b0e5f0c656e3d9223f07391e5ae">HW_SPI_CLK_SRC_DIV_N</a> = 0, 
<a class="el" href="group___h_w___s_p_i.html#gga688e0a42b72d26c55452dc7e77ea6b50a18d293bd779896f0a0a9e8d28c0f92e4">HW_SPI_CLK_SRC_DIV_1</a> = 1, 
<a class="el" href="group___h_w___s_p_i.html#gga688e0a42b72d26c55452dc7e77ea6b50a532fe75f1290f84d653ded772c17f537">HW_SPI_CLK_SRC_INVALID</a>
 }</td></tr>
<tr class="memdesc:ga688e0a42b72d26c55452dc7e77ea6b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source.  <a href="group___h_w___s_p_i.html#ga688e0a42b72d26c55452dc7e77ea6b50">More...</a><br /></td></tr>
<tr class="separator:ga688e0a42b72d26c55452dc7e77ea6b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288a553472f97928ddd1066641e14a62"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga288a553472f97928ddd1066641e14a62">HW_SPI_MASTER_EDGE_CAPTURE</a> { <a class="el" href="group___h_w___s_p_i.html#gga288a553472f97928ddd1066641e14a62afbdfb170be1386d77fed7be7d3da2548">HW_SPI_MASTER_EDGE_CAPTURE_CURRENT</a>, 
<a class="el" href="group___h_w___s_p_i.html#gga288a553472f97928ddd1066641e14a62a56e95167767dbccd777c34f5ef9c4762">HW_SPI_MASTER_EDGE_CAPTURE_NEXT</a>
 }</td></tr>
<tr class="memdesc:ga288a553472f97928ddd1066641e14a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the SPI master edge capture type.  <a href="group___h_w___s_p_i.html#ga288a553472f97928ddd1066641e14a62">More...</a><br /></td></tr>
<tr class="separator:ga288a553472f97928ddd1066641e14a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c91654c61f02b7754d1f3b72f9e49d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga93c91654c61f02b7754d1f3b72f9e49d">HW_SPI_CS_MODE</a> { <a class="el" href="group___h_w___s_p_i.html#gga93c91654c61f02b7754d1f3b72f9e49da1c946867a3bc215108e44c1c166894c3">HW_SPI_CS_NONE</a> = 0, 
<a class="el" href="group___h_w___s_p_i.html#gga93c91654c61f02b7754d1f3b72f9e49da9ab74bc588caee4a1a225d30df9e47d0">HW_SPI_CS_0</a> = 1, 
<a class="el" href="group___h_w___s_p_i.html#gga93c91654c61f02b7754d1f3b72f9e49da94cd1b895953cfe8e02136e84481b5d9">HW_SPI_CS_1</a> = 2, 
<a class="el" href="group___h_w___s_p_i.html#gga93c91654c61f02b7754d1f3b72f9e49da899a6e8281156d2345c3cb22c831f243">HW_SPI_CS_GPIO</a> = 4
 }</td></tr>
<tr class="memdesc:ga93c91654c61f02b7754d1f3b72f9e49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control the CS output in master mode.  <a href="group___h_w___s_p_i.html#ga93c91654c61f02b7754d1f3b72f9e49d">More...</a><br /></td></tr>
<tr class="separator:ga93c91654c61f02b7754d1f3b72f9e49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70a2cefcbb96f1e16d7535e68360616"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">HW_SPI_FIFO_TL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a1b3d95d280450d8b320635e4c11b7c12">HW_SPI_FIFO_LEVEL0</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a733d031050d68c9138fb7300e0057c82">HW_SPI_FIFO_LEVEL1</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a56f792244d320a520d8bb589747f7bb2">HW_SPI_FIFO_LEVEL2</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a9dae2369a4fca8797445f63e9c339be8">HW_SPI_FIFO_LEVEL3</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a3d33a3b134069b9ba13e532fa9eff57d">HW_SPI_FIFO_LEVEL4</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a26b0efe23122fed0a7f0586982470cde">HW_SPI_FIFO_LEVEL5</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a726148e70fd2a4719dd8070ea5bc327f">HW_SPI_FIFO_LEVEL6</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616acf6bf082f2a82fd025b9bb0438dfc42d">HW_SPI_FIFO_LEVEL7</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a33052137db8170e45767f36b80193278">HW_SPI_FIFO_LEVEL8</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a30cd3e569cacf6c6fb31826fb3395ddc">HW_SPI_FIFO_LEVEL9</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a07766a638e73ff1f15fa1f7f9cb0f756">HW_SPI_FIFO_LEVEL10</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616af9c00924bb1efe0149e37f01aceaa63f">HW_SPI_FIFO_LEVEL11</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a1a5e5df054e38ed9c7caf0c50c6609bd">HW_SPI_FIFO_LEVEL12</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616afcafa391cf9173884893a5dab292539d">HW_SPI_FIFO_LEVEL13</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a00144cc52fced3871245d8dc242a2f1d">HW_SPI_FIFO_LEVEL14</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a192e0356ed9cc73c4ed03691dc06d7b8">HW_SPI_FIFO_LEVEL15</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616ac47798439c6d59eefb634a4860d921ac">HW_SPI_FIFO_LEVEL16</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a22b0c3cb92fbede2ba13c8559c9884df">HW_SPI_FIFO_LEVEL17</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616af2beb4fb846c784f128c544652797500">HW_SPI_FIFO_LEVEL18</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a7bd48f89b39e89d40db3dd6f0a26986f">HW_SPI_FIFO_LEVEL19</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616aa3cbee5a630090c4039dcd7d1e26b61b">HW_SPI_FIFO_LEVEL20</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616ad9d05db14596389513b5e0922e6b814f">HW_SPI_FIFO_LEVEL21</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a3130666c01c2b20a4b969bd0a26a2896">HW_SPI_FIFO_LEVEL22</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616ad4f56e1a82d66b1c2ddb42aa1ac61b46">HW_SPI_FIFO_LEVEL23</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616aa8a31fe0303614c14fc6fea06c9d40a7">HW_SPI_FIFO_LEVEL24</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a3311bef53620969758c3b288687c414f">HW_SPI_FIFO_LEVEL25</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a436c79715c4b7094092cb5797301dca2">HW_SPI_FIFO_LEVEL26</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a22920e3f5ba514fdbde45ce4f50bccc7">HW_SPI_FIFO_LEVEL27</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a75103cf26fc0136ca2d1a239c763cf7a">HW_SPI_FIFO_LEVEL28</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a0058def437256c978eda53cd410f6f59">HW_SPI_FIFO_LEVEL29</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a52b93d7bc0e4426a26a0d936b9875d5e">HW_SPI_FIFO_LEVEL30</a>, 
<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a5d617a0daa9c6dbfc61606fec1986eed">HW_SPI_FIFO_LEVEL31</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___s_p_i.html#ggae70a2cefcbb96f1e16d7535e68360616a7ef757fd8c06e61270be83524412d382">HW_SPI_FIFO_LEVEL32</a>
<br />
 }</td></tr>
<tr class="memdesc:gae70a2cefcbb96f1e16d7535e68360616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the SPI RX/TX FIFO threshold level in bytes.  <a href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">More...</a><br /></td></tr>
<tr class="separator:gae70a2cefcbb96f1e16d7535e68360616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241b870f2d175f05281c5e801856ab55"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga241b870f2d175f05281c5e801856ab55">HW_SPI_FIFO</a> { <a class="el" href="group___h_w___s_p_i.html#gga241b870f2d175f05281c5e801856ab55a9998aeb6296e8cbd3306addf61848031">HW_SPI_FIFO_RX_TX</a> = 0, 
<a class="el" href="group___h_w___s_p_i.html#gga241b870f2d175f05281c5e801856ab55adc2a954ea64d1574143e98991863ac0d">HW_SPI_FIFO_RX_ONLY</a> = 1, 
<a class="el" href="group___h_w___s_p_i.html#gga241b870f2d175f05281c5e801856ab55a20777509f48f8c7f5f6e3bb12013672c">HW_SPI_FIFO_TX_ONLY</a> = 2, 
<a class="el" href="group___h_w___s_p_i.html#gga241b870f2d175f05281c5e801856ab55a7128cf1702c08ff0c1ce6fe51162edd5">HW_SPI_FIFO_NONE</a> = 3
 }</td></tr>
<tr class="memdesc:ga241b870f2d175f05281c5e801856ab55"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode.  <a href="group___h_w___s_p_i.html#ga241b870f2d175f05281c5e801856ab55">More...</a><br /></td></tr>
<tr class="separator:ga241b870f2d175f05281c5e801856ab55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9e78a2fe6bc413be3ae758e239c08829"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga9e78a2fe6bc413be3ae758e239c08829">HW_SPI_ASSERT</a> (const HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga9e78a2fe6bc413be3ae758e239c08829"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assertion for SPI registers configuration.  <a href="group___h_w___s_p_i.html#ga9e78a2fe6bc413be3ae758e239c08829">More...</a><br /></td></tr>
<tr class="separator:ga9e78a2fe6bc413be3ae758e239c08829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4377f3050545b04ec2cb029f7653c8ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga4377f3050545b04ec2cb029f7653c8ca">hw_spi_fifo_read16</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga4377f3050545b04ec2cb029f7653c8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 4 to 16-bits from RX FIFO.  <a href="group___h_w___s_p_i.html#ga4377f3050545b04ec2cb029f7653c8ca">More...</a><br /></td></tr>
<tr class="separator:ga4377f3050545b04ec2cb029f7653c8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf362eb31c949f7b49e6110403713a72f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaf362eb31c949f7b49e6110403713a72f">hw_spi_fifo_write16</a> (HW_SPI_ID id, uint16_t data)</td></tr>
<tr class="memdesc:gaf362eb31c949f7b49e6110403713a72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 4 to 16-bits to TX FIFO.  <a href="group___h_w___s_p_i.html#gaf362eb31c949f7b49e6110403713a72f">More...</a><br /></td></tr>
<tr class="separator:gaf362eb31c949f7b49e6110403713a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac157c78de942b13c6e6327cff1f2e270"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gac157c78de942b13c6e6327cff1f2e270">hw_spi_fifo_read8</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gac157c78de942b13c6e6327cff1f2e270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 4 to 8-bits from RX FIFO.  <a href="group___h_w___s_p_i.html#gac157c78de942b13c6e6327cff1f2e270">More...</a><br /></td></tr>
<tr class="separator:gac157c78de942b13c6e6327cff1f2e270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4a208e523b71e0735910ac7d8ed085"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga2a4a208e523b71e0735910ac7d8ed085">hw_spi_fifo_write8</a> (HW_SPI_ID id, uint8_t data)</td></tr>
<tr class="memdesc:ga2a4a208e523b71e0735910ac7d8ed085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 4 to 8-bits to TX FIFO.  <a href="group___h_w___s_p_i.html#ga2a4a208e523b71e0735910ac7d8ed085">More...</a><br /></td></tr>
<tr class="separator:ga2a4a208e523b71e0735910ac7d8ed085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748894273eb70da4c996fed6f14060f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga748894273eb70da4c996fed6f14060f1">hw_spi_fifo_read32</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga748894273eb70da4c996fed6f14060f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 4 to 32-bits from RX FIFO.  <a href="group___h_w___s_p_i.html#ga748894273eb70da4c996fed6f14060f1">More...</a><br /></td></tr>
<tr class="separator:ga748894273eb70da4c996fed6f14060f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4674dbaa25e56433078c001db7f9960"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad4674dbaa25e56433078c001db7f9960">hw_spi_fifo_write32</a> (HW_SPI_ID id, uint32_t data)</td></tr>
<tr class="memdesc:gad4674dbaa25e56433078c001db7f9960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 4 to 32-bits to TX FIFO.  <a href="group___h_w___s_p_i.html#gad4674dbaa25e56433078c001db7f9960">More...</a><br /></td></tr>
<tr class="separator:gad4674dbaa25e56433078c001db7f9960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd206b82900e0009e182d6a08978ee75"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gafd206b82900e0009e182d6a08978ee75">hw_spi_writeread</a> (HW_SPI_ID id, uint16_t val)</td></tr>
<tr class="memdesc:gafd206b82900e0009e182d6a08978ee75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes/reads 4 to 16 bits to the SPI.  <a href="group___h_w___s_p_i.html#gafd206b82900e0009e182d6a08978ee75">More...</a><br /></td></tr>
<tr class="separator:gafd206b82900e0009e182d6a08978ee75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b8793d31f6e5ea6e78340341e4bfe5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga66b8793d31f6e5ea6e78340341e4bfe5">hw_spi_writeread32</a> (HW_SPI_ID id, uint32_t val)</td></tr>
<tr class="memdesc:ga66b8793d31f6e5ea6e78340341e4bfe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes/reads 4 to 32 bits to the SPI.  <a href="group___h_w___s_p_i.html#ga66b8793d31f6e5ea6e78340341e4bfe5">More...</a><br /></td></tr>
<tr class="separator:ga66b8793d31f6e5ea6e78340341e4bfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6388c5299663c568a171d21507c63461"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga6388c5299663c568a171d21507c63461">hw_spi_writeread_buf</a> (HW_SPI_ID id, const uint8_t *out_buf, uint8_t *in_buf, uint16_t len, hw_spi_tx_callback cb, void *user_data)</td></tr>
<tr class="memdesc:ga6388c5299663c568a171d21507c63461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write and reads array of bytes through SPI.  <a href="group___h_w___s_p_i.html#ga6388c5299663c568a171d21507c63461">More...</a><br /></td></tr>
<tr class="separator:ga6388c5299663c568a171d21507c63461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8344cee9bf0cd4c7bbc3eca921c0d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga8f8344cee9bf0cd4c7bbc3eca921c0d1">hw_spi_write_buf</a> (HW_SPI_ID id, const uint8_t *out_buf, uint16_t len, hw_spi_tx_callback cb, void *user_data)</td></tr>
<tr class="memdesc:ga8f8344cee9bf0cd4c7bbc3eca921c0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write array of bytes to SPI.  <a href="group___h_w___s_p_i.html#ga8f8344cee9bf0cd4c7bbc3eca921c0d1">More...</a><br /></td></tr>
<tr class="separator:ga8f8344cee9bf0cd4c7bbc3eca921c0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eaf5f8a1888f5aeedc9db18821672c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad6eaf5f8a1888f5aeedc9db18821672c">hw_spi_read_buf</a> (HW_SPI_ID id, uint8_t *in_buf, uint16_t len, hw_spi_tx_callback cb, void *user_data)</td></tr>
<tr class="memdesc:gad6eaf5f8a1888f5aeedc9db18821672c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads array of bytes through SPI.  <a href="group___h_w___s_p_i.html#gad6eaf5f8a1888f5aeedc9db18821672c">More...</a><br /></td></tr>
<tr class="separator:gad6eaf5f8a1888f5aeedc9db18821672c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3450de504fc1984f52ae472970c93fb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">HW_SPI_FIFO_TL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga3450de504fc1984f52ae472970c93fb2">hw_spi_get_fifo_depth_in_bytes</a> (const HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga3450de504fc1984f52ae472970c93fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI fifo depth in bytes.  <a href="group___h_w___s_p_i.html#ga3450de504fc1984f52ae472970c93fb2">More...</a><br /></td></tr>
<tr class="separator:ga3450de504fc1984f52ae472970c93fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c0da91079f0dd907a33831a381282a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga09c0da91079f0dd907a33831a381282a">hw_spi_set_ctrl_reg</a> (HW_SPI_ID id, uint8_t val)</td></tr>
<tr class="memdesc:ga09c0da91079f0dd907a33831a381282a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Control Register Value.  <a href="group___h_w___s_p_i.html#ga09c0da91079f0dd907a33831a381282a">More...</a><br /></td></tr>
<tr class="separator:ga09c0da91079f0dd907a33831a381282a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292ed29183c10b5050ae91205ad910f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga292ed29183c10b5050ae91205ad910f0">hw_spi_get_ctrl_reg</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga292ed29183c10b5050ae91205ad910f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Control Register Value.  <a href="group___h_w___s_p_i.html#ga292ed29183c10b5050ae91205ad910f0">More...</a><br /></td></tr>
<tr class="separator:ga292ed29183c10b5050ae91205ad910f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb640f2cc5817473f39984a405220685"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gabb640f2cc5817473f39984a405220685">hw_spi_set_ctrl_reg_clear_enable</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gabb640f2cc5817473f39984a405220685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Control Register Value to clear SPI enable.  <a href="group___h_w___s_p_i.html#gabb640f2cc5817473f39984a405220685">More...</a><br /></td></tr>
<tr class="separator:gabb640f2cc5817473f39984a405220685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da40e0b255033046076332add9192d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga2da40e0b255033046076332add9192d2">hw_spi_set_ctrl_reg_spi_en</a> (HW_SPI_ID id, bool spi_enable)</td></tr>
<tr class="memdesc:ga2da40e0b255033046076332add9192d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_EN in Control Register.  <a href="group___h_w___s_p_i.html#ga2da40e0b255033046076332add9192d2">More...</a><br /></td></tr>
<tr class="separator:ga2da40e0b255033046076332add9192d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e64f5eeff68dead7b4182eadddfb9ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga4e64f5eeff68dead7b4182eadddfb9ad">hw_spi_get_ctrl_reg_spi_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga4e64f5eeff68dead7b4182eadddfb9ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_EN from Control Register.  <a href="group___h_w___s_p_i.html#ga4e64f5eeff68dead7b4182eadddfb9ad">More...</a><br /></td></tr>
<tr class="separator:ga4e64f5eeff68dead7b4182eadddfb9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79325450f7f74ca78135c03cfb90e4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaa79325450f7f74ca78135c03cfb90e4d">hw_spi_set_ctrl_reg_tx_en</a> (HW_SPI_ID id, bool spi_tx_enable)</td></tr>
<tr class="memdesc:gaa79325450f7f74ca78135c03cfb90e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_TX_EN in Control Register.  <a href="group___h_w___s_p_i.html#gaa79325450f7f74ca78135c03cfb90e4d">More...</a><br /></td></tr>
<tr class="separator:gaa79325450f7f74ca78135c03cfb90e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f55c806aae2cf3b6a9c2aaacaa5543"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga41f55c806aae2cf3b6a9c2aaacaa5543">hw_spi_get_ctrl_reg_tx_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga41f55c806aae2cf3b6a9c2aaacaa5543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_TX_EN from Control Register.  <a href="group___h_w___s_p_i.html#ga41f55c806aae2cf3b6a9c2aaacaa5543">More...</a><br /></td></tr>
<tr class="separator:ga41f55c806aae2cf3b6a9c2aaacaa5543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd235ccf31d3053a1dfad8502739de6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga4cd235ccf31d3053a1dfad8502739de6">hw_spi_set_ctrl_reg_rx_en</a> (HW_SPI_ID id, bool spi_rx_enable)</td></tr>
<tr class="memdesc:ga4cd235ccf31d3053a1dfad8502739de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_RX_EN in Control Register.  <a href="group___h_w___s_p_i.html#ga4cd235ccf31d3053a1dfad8502739de6">More...</a><br /></td></tr>
<tr class="separator:ga4cd235ccf31d3053a1dfad8502739de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9d42e9f1e841431b51f4b750f0937f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaaf9d42e9f1e841431b51f4b750f0937f">hw_spi_get_ctrl_reg_rx_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaaf9d42e9f1e841431b51f4b750f0937f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_RX_EN from Control Register.  <a href="group___h_w___s_p_i.html#gaaf9d42e9f1e841431b51f4b750f0937f">More...</a><br /></td></tr>
<tr class="separator:gaaf9d42e9f1e841431b51f4b750f0937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d621e08237d420b215666d4ff7c46e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga56d621e08237d420b215666d4ff7c46e">hw_spi_set_ctrl_reg_dma_tx_en</a> (HW_SPI_ID id, bool spi_dma_tx_enable)</td></tr>
<tr class="memdesc:ga56d621e08237d420b215666d4ff7c46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_DMA_TX_EN in Control Register.  <a href="group___h_w___s_p_i.html#ga56d621e08237d420b215666d4ff7c46e">More...</a><br /></td></tr>
<tr class="separator:ga56d621e08237d420b215666d4ff7c46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6095ec0361a22c6d99ea4190be02f741"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga6095ec0361a22c6d99ea4190be02f741">hw_spi_get_ctrl_reg_dma_tx_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga6095ec0361a22c6d99ea4190be02f741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_DMA_TX_EN from Control Register.  <a href="group___h_w___s_p_i.html#ga6095ec0361a22c6d99ea4190be02f741">More...</a><br /></td></tr>
<tr class="separator:ga6095ec0361a22c6d99ea4190be02f741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a52700aa630a0dd8e6e6758d3e5e1f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga3a52700aa630a0dd8e6e6758d3e5e1f6">hw_spi_set_ctrl_reg_dma_rx_en</a> (HW_SPI_ID id, bool spi_dma_rx_enable)</td></tr>
<tr class="memdesc:ga3a52700aa630a0dd8e6e6758d3e5e1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_DMA_RX_EN in Control Register.  <a href="group___h_w___s_p_i.html#ga3a52700aa630a0dd8e6e6758d3e5e1f6">More...</a><br /></td></tr>
<tr class="separator:ga3a52700aa630a0dd8e6e6758d3e5e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe6ff7648dc1ad36a1cd897104913b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gadbe6ff7648dc1ad36a1cd897104913b4">hw_spi_get_ctrl_reg_dma_rx_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gadbe6ff7648dc1ad36a1cd897104913b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_DMA_RX_EN from Control Register.  <a href="group___h_w___s_p_i.html#gadbe6ff7648dc1ad36a1cd897104913b4">More...</a><br /></td></tr>
<tr class="separator:gadbe6ff7648dc1ad36a1cd897104913b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59059f77ae1d8db77fe65c3af406d59"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gab59059f77ae1d8db77fe65c3af406d59">hw_spi_set_ctrl_reg_fifo_reset</a> (HW_SPI_ID id, bool spi_fifo_reset)</td></tr>
<tr class="memdesc:gab59059f77ae1d8db77fe65c3af406d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_FIFO_RESET in Control Register.  <a href="group___h_w___s_p_i.html#gab59059f77ae1d8db77fe65c3af406d59">More...</a><br /></td></tr>
<tr class="separator:gab59059f77ae1d8db77fe65c3af406d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f40a8bcdeddbae88fcea415c1278606"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga5f40a8bcdeddbae88fcea415c1278606">hw_spi_get_ctrl_reg_fifo_reset</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga5f40a8bcdeddbae88fcea415c1278606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_FIFO_RESET from Control Register.  <a href="group___h_w___s_p_i.html#ga5f40a8bcdeddbae88fcea415c1278606">More...</a><br /></td></tr>
<tr class="separator:ga5f40a8bcdeddbae88fcea415c1278606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa50842487d1034a152984ddfc1bece6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gafa50842487d1034a152984ddfc1bece6">hw_spi_set_ctrl_reg_capture_next_edge</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga288a553472f97928ddd1066641e14a62">HW_SPI_MASTER_EDGE_CAPTURE</a> capture_next_edge)</td></tr>
<tr class="memdesc:gafa50842487d1034a152984ddfc1bece6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_CAPTURE_AT_NEXT_EDGE in Control Register.  <a href="group___h_w___s_p_i.html#gafa50842487d1034a152984ddfc1bece6">More...</a><br /></td></tr>
<tr class="separator:gafa50842487d1034a152984ddfc1bece6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3909d9dc161ac6aa0166ce8da7de68d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga288a553472f97928ddd1066641e14a62">HW_SPI_MASTER_EDGE_CAPTURE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gac3909d9dc161ac6aa0166ce8da7de68d">hw_spi_get_ctrl_reg_capture_next_edge</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gac3909d9dc161ac6aa0166ce8da7de68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_CAPTURE_AT_NEXT_EDGE from Control Register.  <a href="group___h_w___s_p_i.html#gac3909d9dc161ac6aa0166ce8da7de68d">More...</a><br /></td></tr>
<tr class="separator:gac3909d9dc161ac6aa0166ce8da7de68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ef6b8f4c16eb3bf1c3336b212908f4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga29ef6b8f4c16eb3bf1c3336b212908f4">hw_spi_set_ctrl_reg_swap_bytes</a> (HW_SPI_ID id, bool swap_bytes)</td></tr>
<tr class="memdesc:ga29ef6b8f4c16eb3bf1c3336b212908f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_SWAP_BYTES in Control Register.  <a href="group___h_w___s_p_i.html#ga29ef6b8f4c16eb3bf1c3336b212908f4">More...</a><br /></td></tr>
<tr class="separator:ga29ef6b8f4c16eb3bf1c3336b212908f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c39176410e8e90a3959c424591942e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga08c39176410e8e90a3959c424591942e">hw_spi_get_ctrl_reg_swap_bytes</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga08c39176410e8e90a3959c424591942e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_SWAP_BYTES from Control Register.  <a href="group___h_w___s_p_i.html#ga08c39176410e8e90a3959c424591942e">More...</a><br /></td></tr>
<tr class="separator:ga08c39176410e8e90a3959c424591942e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d0e3ca06b6e06c31720d1aa83e24f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga19d0e3ca06b6e06c31720d1aa83e24f0">hw_spi_set_config_reg</a> (HW_SPI_ID id, uint8_t spi_config_reg)</td></tr>
<tr class="memdesc:ga19d0e3ca06b6e06c31720d1aa83e24f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Configuration Register Value.  <a href="group___h_w___s_p_i.html#ga19d0e3ca06b6e06c31720d1aa83e24f0">More...</a><br /></td></tr>
<tr class="separator:ga19d0e3ca06b6e06c31720d1aa83e24f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634bd1edbe3382ec6ffa5f279b17796f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga634bd1edbe3382ec6ffa5f279b17796f">hw_spi_get_config_reg</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga634bd1edbe3382ec6ffa5f279b17796f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Configuration Register Value.  <a href="group___h_w___s_p_i.html#ga634bd1edbe3382ec6ffa5f279b17796f">More...</a><br /></td></tr>
<tr class="separator:ga634bd1edbe3382ec6ffa5f279b17796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5466203a5b31391fc1efbd2fb8b52a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gabe5466203a5b31391fc1efbd2fb8b52a">hw_spi_set_config_reg_spi_mode</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gaafaee3d160da2d40904ff7fadc85c426">HW_SPI_MODE_CPOL_CPHA</a> spi_cp)</td></tr>
<tr class="memdesc:gabe5466203a5b31391fc1efbd2fb8b52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_MODE in Configuration Register.  <a href="group___h_w___s_p_i.html#gabe5466203a5b31391fc1efbd2fb8b52a">More...</a><br /></td></tr>
<tr class="separator:gabe5466203a5b31391fc1efbd2fb8b52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc73b08205e4145e0421bef03bc3b8e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gaafaee3d160da2d40904ff7fadc85c426">HW_SPI_MODE_CPOL_CPHA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gadc73b08205e4145e0421bef03bc3b8e0">hw_spi_get_config_reg_spi_mode</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gadc73b08205e4145e0421bef03bc3b8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_MODE from Configuration Register.  <a href="group___h_w___s_p_i.html#gadc73b08205e4145e0421bef03bc3b8e0">More...</a><br /></td></tr>
<tr class="separator:gadc73b08205e4145e0421bef03bc3b8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf08c71f86908db9a7411ce0f010e3b0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaf08c71f86908db9a7411ce0f010e3b0f">hw_spi_set_config_reg_word_len</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga700cecce4e0a953f8e95405af62838e5">HW_SPI_WORD</a> spi_wsz)</td></tr>
<tr class="memdesc:gaf08c71f86908db9a7411ce0f010e3b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_WORD_LENGTH in Configuration Register.  <a href="group___h_w___s_p_i.html#gaf08c71f86908db9a7411ce0f010e3b0f">More...</a><br /></td></tr>
<tr class="separator:gaf08c71f86908db9a7411ce0f010e3b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f05022cf9840e95743ed7230808d197"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga700cecce4e0a953f8e95405af62838e5">HW_SPI_WORD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga6f05022cf9840e95743ed7230808d197">hw_spi_get_config_reg_word_len</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga6f05022cf9840e95743ed7230808d197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_WORD_LENGTH from Configuration Register.  <a href="group___h_w___s_p_i.html#ga6f05022cf9840e95743ed7230808d197">More...</a><br /></td></tr>
<tr class="separator:ga6f05022cf9840e95743ed7230808d197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10e9e6d2225a42caf53184d707989f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gac10e9e6d2225a42caf53184d707989f7">hw_spi_set_config_reg_slave_en</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga44ed2340293a9416f9ca8aff1f151d22">HW_SPI_MODE</a> spi_ms)</td></tr>
<tr class="memdesc:gac10e9e6d2225a42caf53184d707989f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_SLAVE_EN in Configuration Register.  <a href="group___h_w___s_p_i.html#gac10e9e6d2225a42caf53184d707989f7">More...</a><br /></td></tr>
<tr class="separator:gac10e9e6d2225a42caf53184d707989f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd48c32a6ab3e015b4e66b2d4a2bd767"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga44ed2340293a9416f9ca8aff1f151d22">HW_SPI_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gafd48c32a6ab3e015b4e66b2d4a2bd767">hw_spi_get_config_reg_slave_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gafd48c32a6ab3e015b4e66b2d4a2bd767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Master/Slave mode from Configuration Register.  <a href="group___h_w___s_p_i.html#gafd48c32a6ab3e015b4e66b2d4a2bd767">More...</a><br /></td></tr>
<tr class="separator:gafd48c32a6ab3e015b4e66b2d4a2bd767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6260f529af21f9458ca0386ad9dd80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga6e6260f529af21f9458ca0386ad9dd80">hw_spi_get_clock_en</a> (const HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga6e6260f529af21f9458ca0386ad9dd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the SPI clock is enabled.  <a href="group___h_w___s_p_i.html#ga6e6260f529af21f9458ca0386ad9dd80">More...</a><br /></td></tr>
<tr class="separator:ga6e6260f529af21f9458ca0386ad9dd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12557f3ad325549d53e6b121ef95d859"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga12557f3ad325549d53e6b121ef95d859">hw_spi_set_clock_reg</a> (HW_SPI_ID id, uint8_t spi_clock_reg)</td></tr>
<tr class="memdesc:ga12557f3ad325549d53e6b121ef95d859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI Clock Register Value.  <a href="group___h_w___s_p_i.html#ga12557f3ad325549d53e6b121ef95d859">More...</a><br /></td></tr>
<tr class="separator:ga12557f3ad325549d53e6b121ef95d859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0510477a7eb94c90067676f522039d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga5f0510477a7eb94c90067676f522039d">hw_spi_get_clock_reg</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga5f0510477a7eb94c90067676f522039d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI Clock Register Value.  <a href="group___h_w___s_p_i.html#ga5f0510477a7eb94c90067676f522039d">More...</a><br /></td></tr>
<tr class="separator:ga5f0510477a7eb94c90067676f522039d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8546bdc8f38a9aa18f9d72aa83e3c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga1b8546bdc8f38a9aa18f9d72aa83e3c6">hw_spi_set_clock_reg_clk_div</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gad47cd29a9a9548ddd5b627bed0a624f0">HW_SPI_FREQ</a> spi_clk_div)</td></tr>
<tr class="memdesc:ga1b8546bdc8f38a9aa18f9d72aa83e3c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_CLK_DIV in Clock Register Applicable only in master mode. Defines the spi clock frequency in master only mode.  <a href="group___h_w___s_p_i.html#ga1b8546bdc8f38a9aa18f9d72aa83e3c6">More...</a><br /></td></tr>
<tr class="separator:ga1b8546bdc8f38a9aa18f9d72aa83e3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0530f22cf77efc77b62a9a7e9efaad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gad47cd29a9a9548ddd5b627bed0a624f0">HW_SPI_FREQ</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga6d0530f22cf77efc77b62a9a7e9efaad">hw_spi_get_clock_reg_clk_div</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga6d0530f22cf77efc77b62a9a7e9efaad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_CLK_DIV from Configuration Register.  <a href="group___h_w___s_p_i.html#ga6d0530f22cf77efc77b62a9a7e9efaad">More...</a><br /></td></tr>
<tr class="separator:ga6d0530f22cf77efc77b62a9a7e9efaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c93da63a73c58e711a70c63e66b3c0c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga7c93da63a73c58e711a70c63e66b3c0c">hw_spi_set_fifo_config_reg_tx_tl</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">HW_SPI_FIFO_TL</a> spi_tx_tl)</td></tr>
<tr class="memdesc:ga7c93da63a73c58e711a70c63e66b3c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_TX_TL in FIFO Configuration Register.  <a href="group___h_w___s_p_i.html#ga7c93da63a73c58e711a70c63e66b3c0c">More...</a><br /></td></tr>
<tr class="separator:ga7c93da63a73c58e711a70c63e66b3c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868e52a79444fdc48a5b10d4f8c9be0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">HW_SPI_FIFO_TL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga868e52a79444fdc48a5b10d4f8c9be0d">hw_spi_get_fifo_config_reg_tx_tl</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga868e52a79444fdc48a5b10d4f8c9be0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_TX_TL from FIFO Configuration Register.  <a href="group___h_w___s_p_i.html#ga868e52a79444fdc48a5b10d4f8c9be0d">More...</a><br /></td></tr>
<tr class="separator:ga868e52a79444fdc48a5b10d4f8c9be0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789c53e82af53e0c84f084ebf013c39f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga789c53e82af53e0c84f084ebf013c39f">hw_spi_set_fifo_config_reg_rx_tl</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">HW_SPI_FIFO_TL</a> spi_rx_tl)</td></tr>
<tr class="memdesc:ga789c53e82af53e0c84f084ebf013c39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_RX_TL in FIFO Configuration Register.  <a href="group___h_w___s_p_i.html#ga789c53e82af53e0c84f084ebf013c39f">More...</a><br /></td></tr>
<tr class="separator:ga789c53e82af53e0c84f084ebf013c39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6eb317f4f8ba91ed241616f7cf0c819"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gae70a2cefcbb96f1e16d7535e68360616">HW_SPI_FIFO_TL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaf6eb317f4f8ba91ed241616f7cf0c819">hw_spi_get_fifo_config_reg_rx_tl</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaf6eb317f4f8ba91ed241616f7cf0c819"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_RX_TL from FIFO Configuration Register.  <a href="group___h_w___s_p_i.html#gaf6eb317f4f8ba91ed241616f7cf0c819">More...</a><br /></td></tr>
<tr class="separator:gaf6eb317f4f8ba91ed241616f7cf0c819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074e15e4b90364b2eab4ea9c44ddc7cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga074e15e4b90364b2eab4ea9c44ddc7cf">hw_spi_set_irq_mask_reg_tx_empty_en</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">HW_SPI_MINT</a> irq_tx_empty_en)</td></tr>
<tr class="memdesc:ga074e15e4b90364b2eab4ea9c44ddc7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_IRQ_MASK_TX_EMPTY in IRQ Mask Register.  <a href="group___h_w___s_p_i.html#ga074e15e4b90364b2eab4ea9c44ddc7cf">More...</a><br /></td></tr>
<tr class="separator:ga074e15e4b90364b2eab4ea9c44ddc7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913268f887067b28cd3ca72acbaf4aa2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">HW_SPI_MINT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga913268f887067b28cd3ca72acbaf4aa2">hw_spi_get_irq_mask_reg_tx_empty_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga913268f887067b28cd3ca72acbaf4aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_IRQ_MASK_TX_EMPTY from IRQ Mask Register.  <a href="group___h_w___s_p_i.html#ga913268f887067b28cd3ca72acbaf4aa2">More...</a><br /></td></tr>
<tr class="separator:ga913268f887067b28cd3ca72acbaf4aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59fb62fb9c065259f807c9bcf27386b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad59fb62fb9c065259f807c9bcf27386b">hw_spi_set_irq_mask_reg_rx_full_en</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">HW_SPI_MINT</a> irq_rx_full_en)</td></tr>
<tr class="memdesc:gad59fb62fb9c065259f807c9bcf27386b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI_IRQ_MASK_RX_FULL in IRQ Mask Register.  <a href="group___h_w___s_p_i.html#gad59fb62fb9c065259f807c9bcf27386b">More...</a><br /></td></tr>
<tr class="separator:gad59fb62fb9c065259f807c9bcf27386b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a6b09e0d8b56d42305520547767e4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">HW_SPI_MINT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga86a6b09e0d8b56d42305520547767e4f">hw_spi_get_irq_mask_reg_rx_full_en</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga86a6b09e0d8b56d42305520547767e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI_IRQ_MASK_RX_FULL from IRQ Mask Register.  <a href="group___h_w___s_p_i.html#ga86a6b09e0d8b56d42305520547767e4f">More...</a><br /></td></tr>
<tr class="separator:ga86a6b09e0d8b56d42305520547767e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e15527b4a19eb614f5a995d5d25243f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga7e15527b4a19eb614f5a995d5d25243f">hw_spi_get_status_reg_tx_fifo_empty</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga7e15527b4a19eb614f5a995d5d25243f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO Empty status from Status Register.  <a href="group___h_w___s_p_i.html#ga7e15527b4a19eb614f5a995d5d25243f">More...</a><br /></td></tr>
<tr class="separator:ga7e15527b4a19eb614f5a995d5d25243f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8474ecde06c1ce4c7f6a3d39f55d0924"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga8474ecde06c1ce4c7f6a3d39f55d0924">hw_spi_get_status_reg_rx_fifo_full</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga8474ecde06c1ce4c7f6a3d39f55d0924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO Full status from Status Register.  <a href="group___h_w___s_p_i.html#ga8474ecde06c1ce4c7f6a3d39f55d0924">More...</a><br /></td></tr>
<tr class="separator:ga8474ecde06c1ce4c7f6a3d39f55d0924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bb9e52f6dccbfab95b752808a5004c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gab7bb9e52f6dccbfab95b752808a5004c">hw_spi_get_fifo_status_reg</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gab7bb9e52f6dccbfab95b752808a5004c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI FIFO status.  <a href="group___h_w___s_p_i.html#gab7bb9e52f6dccbfab95b752808a5004c">More...</a><br /></td></tr>
<tr class="separator:gab7bb9e52f6dccbfab95b752808a5004c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13dd0867479a8b16f67a05be347f1018"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga13dd0867479a8b16f67a05be347f1018">hw_spi_get_fifo_status_reg_transaction_active</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga13dd0867479a8b16f67a05be347f1018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI transaction status from Status Register.  <a href="group___h_w___s_p_i.html#ga13dd0867479a8b16f67a05be347f1018">More...</a><br /></td></tr>
<tr class="separator:ga13dd0867479a8b16f67a05be347f1018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d856a09f943e71e2b3867d89f2cb7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga29d856a09f943e71e2b3867d89f2cb7b">hw_spi_get_fifo_status_reg_tx_fifo_level</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga29d856a09f943e71e2b3867d89f2cb7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI TX FIFO level from FIFO Status Register.  <a href="group___h_w___s_p_i.html#ga29d856a09f943e71e2b3867d89f2cb7b">More...</a><br /></td></tr>
<tr class="separator:ga29d856a09f943e71e2b3867d89f2cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997bb30e925176bda01e8be71b3d1831"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga997bb30e925176bda01e8be71b3d1831">hw_spi_get_fifo_status_reg_rx_empty</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga997bb30e925176bda01e8be71b3d1831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO Empty status from FIFO Status Register.  <a href="group___h_w___s_p_i.html#ga997bb30e925176bda01e8be71b3d1831">More...</a><br /></td></tr>
<tr class="separator:ga997bb30e925176bda01e8be71b3d1831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab5fb1adbb24d24024c3885a8e2582b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga5ab5fb1adbb24d24024c3885a8e2582b">hw_spi_get_fifo_status_reg_rx_fifo_level</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga5ab5fb1adbb24d24024c3885a8e2582b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO level from FIFO Status Register.  <a href="group___h_w___s_p_i.html#ga5ab5fb1adbb24d24024c3885a8e2582b">More...</a><br /></td></tr>
<tr class="separator:ga5ab5fb1adbb24d24024c3885a8e2582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ea5b71ed00da695b2184e4bbc7faa4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaf6ea5b71ed00da695b2184e4bbc7faa4">hw_spi_get_fifo_status_reg_rx_fifo_overflow</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaf6ea5b71ed00da695b2184e4bbc7faa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI RX FIFO overflow status from FIFO Status Register.  <a href="group___h_w___s_p_i.html#gaf6ea5b71ed00da695b2184e4bbc7faa4">More...</a><br /></td></tr>
<tr class="separator:gaf6ea5b71ed00da695b2184e4bbc7faa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3becc9981b0748dc99d78abdef4cb79"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaa3becc9981b0748dc99d78abdef4cb79">hw_spi_get_fifo_read_reg</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaa3becc9981b0748dc99d78abdef4cb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RX FIFO. Read access is permitted only if SPI_RX_FIFO_EMPTY = 0.  <a href="group___h_w___s_p_i.html#gaa3becc9981b0748dc99d78abdef4cb79">More...</a><br /></td></tr>
<tr class="separator:gaa3becc9981b0748dc99d78abdef4cb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726bb891e4f371c019435e7a2d597b7f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga726bb891e4f371c019435e7a2d597b7f">hw_spi_set_fifo_write_reg</a> (HW_SPI_ID id, uint32_t tx_data)</td></tr>
<tr class="memdesc:ga726bb891e4f371c019435e7a2d597b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to TX FIFO. Write access is permitted only if SPI_TX_FIFO_FULL is 0.  <a href="group___h_w___s_p_i.html#ga726bb891e4f371c019435e7a2d597b7f">More...</a><br /></td></tr>
<tr class="separator:ga726bb891e4f371c019435e7a2d597b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e84c39b89dd9e7d99467311ffec6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga2a2e84c39b89dd9e7d99467311ffec6e">hw_spi_set_cs_config_reg_mode</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga93c91654c61f02b7754d1f3b72f9e49d">HW_SPI_CS_MODE</a> cs_mode)</td></tr>
<tr class="memdesc:ga2a2e84c39b89dd9e7d99467311ffec6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CS output in master mode.  <a href="group___h_w___s_p_i.html#ga2a2e84c39b89dd9e7d99467311ffec6e">More...</a><br /></td></tr>
<tr class="separator:ga2a2e84c39b89dd9e7d99467311ffec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc2c9ad9af3805ff002b10a09d84312"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga93c91654c61f02b7754d1f3b72f9e49d">HW_SPI_CS_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga1dc2c9ad9af3805ff002b10a09d84312">hw_spi_get_cs_config_reg_mode</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga1dc2c9ad9af3805ff002b10a09d84312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CS output in master mode.  <a href="group___h_w___s_p_i.html#ga1dc2c9ad9af3805ff002b10a09d84312">More...</a><br /></td></tr>
<tr class="separator:ga1dc2c9ad9af3805ff002b10a09d84312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a12ee54d18f115def19718b0989edd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga97a12ee54d18f115def19718b0989edd">hw_spi_set_txbuffer_force_reg</a> (HW_SPI_ID id, uint32_t tx_data)</td></tr>
<tr class="memdesc:ga97a12ee54d18f115def19718b0989edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write SPI_TXBUFFER_FORCE_REG Register.  <a href="group___h_w___s_p_i.html#ga97a12ee54d18f115def19718b0989edd">More...</a><br /></td></tr>
<tr class="separator:ga97a12ee54d18f115def19718b0989edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df253425cc57852c5b15b7d21b17153"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga3df253425cc57852c5b15b7d21b17153">hw_spi_enable_interrupt</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga3df253425cc57852c5b15b7d21b17153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the SPI maskable interrupt (MINT) to the CPU.  <a href="group___h_w___s_p_i.html#ga3df253425cc57852c5b15b7d21b17153">More...</a><br /></td></tr>
<tr class="separator:ga3df253425cc57852c5b15b7d21b17153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70b03ae1fce22f07f400b7af7e1dcb8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaa70b03ae1fce22f07f400b7af7e1dcb8">hw_spi_disable_interrupt</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaa70b03ae1fce22f07f400b7af7e1dcb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the SPI maskable interrupt (MINT) to the CPU.  <a href="group___h_w___s_p_i.html#gaa70b03ae1fce22f07f400b7af7e1dcb8">More...</a><br /></td></tr>
<tr class="separator:gaa70b03ae1fce22f07f400b7af7e1dcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab92f7e361f86f55419da3dd51bab6a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gafe39c8b159268e73a982ca20fa42aa7b">HW_SPI_MINT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaab92f7e361f86f55419da3dd51bab6a5">hw_spi_is_interrupt_enabled</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaab92f7e361f86f55419da3dd51bab6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status of the SPI maskable interrupt (MINT) to the CPU.  <a href="group___h_w___s_p_i.html#gaab92f7e361f86f55419da3dd51bab6a5">More...</a><br /></td></tr>
<tr class="separator:gaab92f7e361f86f55419da3dd51bab6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe8149919134fe8d545087a11339a8e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaafe8149919134fe8d545087a11339a8e">hw_spi_enable</a> (HW_SPI_ID id, uint8_t on)</td></tr>
<tr class="memdesc:gaafe8149919134fe8d545087a11339a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch the SPI module on and off.  <a href="group___h_w___s_p_i.html#gaafe8149919134fe8d545087a11339a8e">More...</a><br /></td></tr>
<tr class="separator:gaafe8149919134fe8d545087a11339a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb70af013c31151f04d5b6b9d553a504"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gafb70af013c31151f04d5b6b9d553a504">hw_spi_is_enabled</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gafb70af013c31151f04d5b6b9d553a504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the on/off status of the SPI module.  <a href="group___h_w___s_p_i.html#gafb70af013c31151f04d5b6b9d553a504">More...</a><br /></td></tr>
<tr class="separator:gafb70af013c31151f04d5b6b9d553a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2280e4520f7e6dacfa0b567404529ca8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga2280e4520f7e6dacfa0b567404529ca8">hw_spi_set_clock_freq</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#gad47cd29a9a9548ddd5b627bed0a624f0">HW_SPI_FREQ</a> freq)</td></tr>
<tr class="memdesc:ga2280e4520f7e6dacfa0b567404529ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI source clock's divider for the selected SPI clock frequency.  <a href="group___h_w___s_p_i.html#ga2280e4520f7e6dacfa0b567404529ca8">More...</a><br /></td></tr>
<tr class="separator:ga2280e4520f7e6dacfa0b567404529ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949ffc0c6f0317391a09e6fd6b27fd9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#gad47cd29a9a9548ddd5b627bed0a624f0">HW_SPI_FREQ</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga949ffc0c6f0317391a09e6fd6b27fd9f">hw_spi_get_clock_freq</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga949ffc0c6f0317391a09e6fd6b27fd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI source clock's divider for the selected SPI clock frequency.  <a href="group___h_w___s_p_i.html#ga949ffc0c6f0317391a09e6fd6b27fd9f">More...</a><br /></td></tr>
<tr class="separator:ga949ffc0c6f0317391a09e6fd6b27fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd37f05e7a525b93ad6fc232a8ab64b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gacdd37f05e7a525b93ad6fc232a8ab64b">hw_spi_set_mode</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga44ed2340293a9416f9ca8aff1f151d22">HW_SPI_MODE</a> smn)</td></tr>
<tr class="memdesc:gacdd37f05e7a525b93ad6fc232a8ab64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI master/slave mode.  <a href="group___h_w___s_p_i.html#gacdd37f05e7a525b93ad6fc232a8ab64b">More...</a><br /></td></tr>
<tr class="separator:gacdd37f05e7a525b93ad6fc232a8ab64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2904ae96c0de59e945b506a3d0fe4a65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga44ed2340293a9416f9ca8aff1f151d22">HW_SPI_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga2904ae96c0de59e945b506a3d0fe4a65">hw_spi_is_slave</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga2904ae96c0de59e945b506a3d0fe4a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI master/slave mode.  <a href="group___h_w___s_p_i.html#ga2904ae96c0de59e945b506a3d0fe4a65">More...</a><br /></td></tr>
<tr class="separator:ga2904ae96c0de59e945b506a3d0fe4a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dee8cb571b6e4a211105a8a875c5c1b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga8dee8cb571b6e4a211105a8a875c5c1b">hw_spi_set_word_size</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga700cecce4e0a953f8e95405af62838e5">HW_SPI_WORD</a> word)</td></tr>
<tr class="memdesc:ga8dee8cb571b6e4a211105a8a875c5c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI word mode.  <a href="group___h_w___s_p_i.html#ga8dee8cb571b6e4a211105a8a875c5c1b">More...</a><br /></td></tr>
<tr class="separator:ga8dee8cb571b6e4a211105a8a875c5c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acdb886651c78d91c71fdd29760bd59"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga700cecce4e0a953f8e95405af62838e5">HW_SPI_WORD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga8acdb886651c78d91c71fdd29760bd59">hw_spi_get_word_size</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga8acdb886651c78d91c71fdd29760bd59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI word mode.  <a href="group___h_w___s_p_i.html#ga8acdb886651c78d91c71fdd29760bd59">More...</a><br /></td></tr>
<tr class="separator:ga8acdb886651c78d91c71fdd29760bd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d52a609e3098bb67d11386a25840f04"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga3d52a609e3098bb67d11386a25840f04">hw_spi_get_memory_word_size</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga3d52a609e3098bb67d11386a25840f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI word size.  <a href="group___h_w___s_p_i.html#ga3d52a609e3098bb67d11386a25840f04">More...</a><br /></td></tr>
<tr class="separator:ga3d52a609e3098bb67d11386a25840f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afd9053853fffcc97745cacfcb986ae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga6afd9053853fffcc97745cacfcb986ae">hw_spi_is_tx_fifo_full</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga6afd9053853fffcc97745cacfcb986ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of the SPI TX FIFO full bit.  <a href="group___h_w___s_p_i.html#ga6afd9053853fffcc97745cacfcb986ae">More...</a><br /></td></tr>
<tr class="separator:ga6afd9053853fffcc97745cacfcb986ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c9699fddffb6740bb3afd90ff356d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad1c9699fddffb6740bb3afd90ff356d6">hw_spi_set_cs_pad</a> (HW_SPI_ID id, const <a class="el" href="struct_s_p_i___pad.html">SPI_Pad</a> *cs_pad)</td></tr>
<tr class="memdesc:gad1c9699fddffb6740bb3afd90ff356d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI GPIO Chip Select (CS) Pad.  <a href="group___h_w___s_p_i.html#gad1c9699fddffb6740bb3afd90ff356d6">More...</a><br /></td></tr>
<tr class="separator:gad1c9699fddffb6740bb3afd90ff356d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b89fd4cca1c1ec16b92dd8d821f263"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaa1b89fd4cca1c1ec16b92dd8d821f263">hw_spi_init_clk_reg</a> (const HW_SPI_ID id, bool select_divn)</td></tr>
<tr class="memdesc:gaa1b89fd4cca1c1ec16b92dd8d821f263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize peripheral divider register - select clock source and enable SPI clock.  <a href="group___h_w___s_p_i.html#gaa1b89fd4cca1c1ec16b92dd8d821f263">More...</a><br /></td></tr>
<tr class="separator:gaa1b89fd4cca1c1ec16b92dd8d821f263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7650f56619cf080d330a635b26a1cff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___s_p_i.html#ga688e0a42b72d26c55452dc7e77ea6b50">HW_SPI_CLK_SRC</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad7650f56619cf080d330a635b26a1cff">hw_spi_get_clock_source</a> (const HW_SPI_ID id)</td></tr>
<tr class="memdesc:gad7650f56619cf080d330a635b26a1cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI clock source.  <a href="group___h_w___s_p_i.html#gad7650f56619cf080d330a635b26a1cff">More...</a><br /></td></tr>
<tr class="separator:gad7650f56619cf080d330a635b26a1cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18127aa5f7de7470096385fbfdfe9c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gad18127aa5f7de7470096385fbfdfe9c1">hw_spi_deinit_clk_reg</a> (const HW_SPI_ID id)</td></tr>
<tr class="memdesc:gad18127aa5f7de7470096385fbfdfe9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize peripheral divider register - disable SPI clock.  <a href="group___h_w___s_p_i.html#gad18127aa5f7de7470096385fbfdfe9c1">More...</a><br /></td></tr>
<tr class="separator:gad18127aa5f7de7470096385fbfdfe9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f59b40dfa525745560287b06b60dd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gab5f59b40dfa525745560287b06b60dd3">hw_spi_init</a> (HW_SPI_ID id, const <a class="el" href="structspi__config.html">spi_config</a> *cfg)</td></tr>
<tr class="memdesc:gab5f59b40dfa525745560287b06b60dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SPI module.  <a href="group___h_w___s_p_i.html#gab5f59b40dfa525745560287b06b60dd3">More...</a><br /></td></tr>
<tr class="separator:gab5f59b40dfa525745560287b06b60dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705b495fce76b35c8c7ec993c4bebe91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga705b495fce76b35c8c7ec993c4bebe91">hw_spi_set_cs_low</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga705b495fce76b35c8c7ec993c4bebe91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI CS low.  <a href="group___h_w___s_p_i.html#ga705b495fce76b35c8c7ec993c4bebe91">More...</a><br /></td></tr>
<tr class="separator:ga705b495fce76b35c8c7ec993c4bebe91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed502897a8300ab06732c45f23cd2ece"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaed502897a8300ab06732c45f23cd2ece">hw_spi_set_cs_high</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaed502897a8300ab06732c45f23cd2ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI CS high.  <a href="group___h_w___s_p_i.html#gaed502897a8300ab06732c45f23cd2ece">More...</a><br /></td></tr>
<tr class="separator:gaed502897a8300ab06732c45f23cd2ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6f3536595fd4021bb8726257b1ade2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gabb6f3536595fd4021bb8726257b1ade2">hw_spi_set_fifo_mode</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga241b870f2d175f05281c5e801856ab55">HW_SPI_FIFO</a> mode)</td></tr>
<tr class="memdesc:gabb6f3536595fd4021bb8726257b1ade2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI FIFO mode.  <a href="group___h_w___s_p_i.html#gabb6f3536595fd4021bb8726257b1ade2">More...</a><br /></td></tr>
<tr class="separator:gabb6f3536595fd4021bb8726257b1ade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295191450e2df27a13b9de280e3df73f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_p_i.html#ga241b870f2d175f05281c5e801856ab55">HW_SPI_FIFO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga295191450e2df27a13b9de280e3df73f">hw_spi_get_fifo_mode</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga295191450e2df27a13b9de280e3df73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI FIFO mode.  <a href="group___h_w___s_p_i.html#ga295191450e2df27a13b9de280e3df73f">More...</a><br /></td></tr>
<tr class="separator:ga295191450e2df27a13b9de280e3df73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154a9b33268514a4dc6a4993e5b7c599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___s_p_i.html#ga241b870f2d175f05281c5e801856ab55">HW_SPI_FIFO</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga154a9b33268514a4dc6a4993e5b7c599">hw_spi_change_fifo_mode</a> (HW_SPI_ID id, <a class="el" href="group___h_w___s_p_i.html#ga241b870f2d175f05281c5e801856ab55">HW_SPI_FIFO</a> mode)</td></tr>
<tr class="memdesc:ga154a9b33268514a4dc6a4993e5b7c599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change SPI FIFO mode.  <a href="group___h_w___s_p_i.html#ga154a9b33268514a4dc6a4993e5b7c599">More...</a><br /></td></tr>
<tr class="separator:ga154a9b33268514a4dc6a4993e5b7c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b9acaff78864e0092afb22adf42d46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga00b9acaff78864e0092afb22adf42d46">hw_spi_is_busy</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga00b9acaff78864e0092afb22adf42d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI busy status.  <a href="group___h_w___s_p_i.html#ga00b9acaff78864e0092afb22adf42d46">More...</a><br /></td></tr>
<tr class="separator:ga00b9acaff78864e0092afb22adf42d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f07a16adc60c94127f4a4f3fd338ada"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#ga9f07a16adc60c94127f4a4f3fd338ada">hw_spi_wait_while_busy</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:ga9f07a16adc60c94127f4a4f3fd338ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait till SPI is not busy.  <a href="group___h_w___s_p_i.html#ga9f07a16adc60c94127f4a4f3fd338ada">More...</a><br /></td></tr>
<tr class="separator:ga9f07a16adc60c94127f4a4f3fd338ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59de0857cc5270092abe544fb97aadd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaa59de0857cc5270092abe544fb97aadd">hw_spi_deinit</a> (HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaa59de0857cc5270092abe544fb97aadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables SPI controller.  <a href="group___h_w___s_p_i.html#gaa59de0857cc5270092abe544fb97aadd">More...</a><br /></td></tr>
<tr class="separator:gaa59de0857cc5270092abe544fb97aadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee99b37d5fe9f301c4b2b545f3ad16f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___s_p_i.html#gaaee99b37d5fe9f301c4b2b545f3ad16f">hw_spi_is_occupied</a> (const HW_SPI_ID id)</td></tr>
<tr class="memdesc:gaaee99b37d5fe9f301c4b2b545f3ad16f"><td class="mdescLeft">&#160;</td><td class="mdescRight">get SPI transaction status  <a href="group___h_w___s_p_i.html#gaaee99b37d5fe9f301c4b2b545f3ad16f">More...</a><br /></td></tr>
<tr class="separator:gaaee99b37d5fe9f301c4b2b545f3ad16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Serial Peripheral Interface (SPI) Low Level Driver (LLD) API definition. </p>
<p>Copyright (C) 2015-2022 Dialog Semiconductor. This computer program includes Confidential, Proprietary Information of Dialog Semiconductor. All Rights Reserved. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:40 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
