
*** Running vivado
    with args -log top_level_lab4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_lab4.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_lab4.tcl -notrace
Command: synth_design -top top_level_lab4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1210424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1814.434 ; gain = 201.719 ; free physical = 2413 ; free virtual = 8983
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_lab4' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:2]
	Parameter ONE_HZ_PERIOD bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/debounce.sv:10]
	Parameter DEBOUNCE_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/debounce.sv:10]
INFO: [Synth 8-6157] synthesizing module 'anti_theft_fsm' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/anti_theft_fsm.sv:3]
	Parameter ONE_HZ_PERIOD bound to: 100000000 - type: integer 
	Parameter ARM_TIMER bound to: 2'b00 
	Parameter DRIVER_TIMER bound to: 2'b01 
	Parameter PASSENGER_TIMER bound to: 2'b10 
	Parameter ALARM_TIMER bound to: 2'b11 
	Parameter ARMED bound to: 2'b00 
	Parameter TRIGGERED bound to: 2'b01 
	Parameter ALARM_ON bound to: 2'b10 
	Parameter DISARMED bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/timer.sv:4]
	Parameter ONE_HZ_PERIOD bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (2#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/timer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'time_parameters' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:3]
	Parameter T_ARM_DELAY bound to: 4'b0110 
	Parameter T_DRIVER_DELAY bound to: 4'b1000 
	Parameter T_PASSENGER_DELAY bound to: 4'b1111 
	Parameter T_ALARM_ON bound to: 4'b1010 
	Parameter ARM_TIMER bound to: 2'b00 
	Parameter DRIVER_TIMER bound to: 2'b01 
	Parameter PASSENGER_TIMER bound to: 2'b10 
	Parameter ALARM_TIMER bound to: 2'b11 
WARNING: [Synth 8-87] always_comb on 'arm_delay_reg' did not result in combinational logic [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:32]
WARNING: [Synth 8-87] always_comb on 'driver_delay_reg' did not result in combinational logic [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:33]
WARNING: [Synth 8-87] always_comb on 'passenger_delay_reg' did not result in combinational logic [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:34]
WARNING: [Synth 8-87] always_comb on 'alarm_delay_reg' did not result in combinational logic [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'time_parameters' (3#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:3]
INFO: [Synth 8-226] default block is never used [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/anti_theft_fsm.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'anti_theft_fsm' (4#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/anti_theft_fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fuel_logic' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/fuel_logic.sv:3]
	Parameter ONE_HZ_PERIOD bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fuel_logic' (5#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/fuel_logic.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alarm_sounder' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:144]
	Parameter ONE_HZ_PERIOD bound to: 100000000 - type: integer 
	Parameter HZ_440 bound to: 227000 - type: integer 
	Parameter HZ_880 bound to: 114000 - type: integer 
	Parameter HALF_CYCLE bound to: 50000000 - type: integer 
	Parameter SWEEP_CYCLES bound to: 3500000 - type: integer 
	Parameter SWEEP_DELTA bound to: 1500 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sweep_counter_reg was removed.  [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:173]
WARNING: [Synth 8-6014] Unused sequential element rising_reg was removed.  [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'alarm_sounder' (6#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:144]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/seven_segment.sv:5]
INFO: [Synth 8-6157] synthesizing module 'binary_to_seven_seg' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/seven_segment.sv:49]
INFO: [Synth 8-226] default block is never used [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/seven_segment.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_seven_seg' (7#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/seven_segment.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (8#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/seven_segment.sv:5]
WARNING: [Synth 8-3848] Net ca in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net cb in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net cc in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net cd in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net ce in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net cf in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net cg in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:6]
WARNING: [Synth 8-3848] Net reset_out in module/entity top_level_lab4 does not have driver. [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'top_level_lab4' (9#1) [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/imports/Downloads/top_level_lab4.sv:2]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1876.184 ; gain = 263.469 ; free physical = 2447 ; free virtual = 9018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1876.184 ; gain = 263.469 ; free physical = 2450 ; free virtual = 9020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1876.184 ; gain = 263.469 ; free physical = 2450 ; free virtual = 9020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1876.184 ; gain = 0.000 ; free physical = 2443 ; free virtual = 9014
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/constrs_1/imports/Downloads/lab_4.xdc]
Finished Parsing XDC File [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/constrs_1/imports/Downloads/lab_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/constrs_1/imports/Downloads/lab_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_lab4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_lab4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.902 ; gain = 0.000 ; free physical = 2357 ; free virtual = 8928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.902 ; gain = 0.000 ; free physical = 2357 ; free virtual = 8928
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2424 ; free virtual = 8995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2424 ; free virtual = 8995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2424 ; free virtual = 8995
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alarm_delay_reg' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'passenger_delay_reg' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'driver_delay_reg' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:33]
WARNING: [Synth 8-327] inferring latch for variable 'arm_delay_reg' [/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.srcs/sources_1/new/time_parameters.sv:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2429 ; free virtual = 9000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module time_parameters 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module anti_theft_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 10    
Module fuel_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module alarm_sounder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module seven_segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level_lab4 has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2401 ; free virtual = 8975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2287 ; free virtual = 8861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2279 ; free virtual = 8853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2277 ; free virtual = 8851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    62|
|3     |LUT1   |    17|
|4     |LUT2   |     7|
|5     |LUT3   |    20|
|6     |LUT4   |    56|
|7     |LUT5   |    57|
|8     |LUT6   |    56|
|9     |FDRE   |   292|
|10    |FDSE   |     1|
|11    |LDC    |     7|
|12    |LDP    |     9|
|13    |IBUF   |    14|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |   617|
|2     |  car_alarm     |anti_theft_fsm  |   123|
|3     |    time1       |timer           |    77|
|4     |    timer_param |time_parameters |    20|
|5     |  db1           |debounce        |    35|
|6     |  db2           |debounce_0      |    35|
|7     |  db3           |debounce_1      |    37|
|8     |  db4           |debounce_2      |    36|
|9     |  db5           |debounce_3      |    36|
|10    |  db6           |debounce_4      |    40|
|11    |  fuel_pump     |fuel_logic      |     1|
|12    |  make_audio    |alarm_sounder   |   123|
|13    |  sev_seg       |seven_segment   |   118|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2270 ; free virtual = 8844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2045.902 ; gain = 263.469 ; free physical = 2324 ; free virtual = 8898
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2045.902 ; gain = 433.188 ; free physical = 2324 ; free virtual = 8898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2045.902 ; gain = 0.000 ; free physical = 2394 ; free virtual = 8969
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.902 ; gain = 0.000 ; free physical = 2338 ; free virtual = 8912
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 7 instances
  LDP => LDPE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2045.902 ; gain = 612.445 ; free physical = 2474 ; free virtual = 9048
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.902 ; gain = 0.000 ; free physical = 2474 ; free virtual = 9048
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joselavariega/Desktop/6.111 Digital Systems Lab/lab_4/lab_4.runs/synth_1/top_level_lab4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_lab4_utilization_synth.rpt -pb top_level_lab4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 14 21:20:06 2021...
