Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 76845ada04c24b0089975ea4211440be --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPU_top_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPU_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "CPU_top_time_synth.sdf", for root module "CPU_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "CPU_top_time_synth.sdf", for root module "CPU_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.Control
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Registera
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.SevenSeg_Top
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0__clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_time_synth
