<dec f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.h' l='97' type='llvm::MachineBasicBlock * llvm::MipsSETargetLowering::emitCOPY_FW(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * BB) const'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='1095' u='c' c='_ZNK4llvm20MipsSETargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='3168' ll='3200' type='llvm::MachineBasicBlock * llvm::MipsSETargetLowering::emitCOPY_FW(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * BB) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='3158'>// Emit the COPY_FW pseudo instruction.
//
// copy_fw_pseudo $fd, $ws, n
// =&gt;
// copy_u_w $rt, $ws, $n
// mtc1     $rt, $fd
//
// When n is zero, the equivalent operation can be performed with (potentially)
// zero instructions due to register overlaps. This optimization is never valid
// for lane 1 because it would require FR=0 mode which isn&apos;t supported by MSA.</doc>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.h' l='96'>/// Emit the COPY_FW pseudo instruction</doc>
