[INF:CM0023] Creating log file ../../build/regression/SystemCall/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<71> s<70> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<m2> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:10>
n<> u<3> t<Port> p<4> l<1:11> el<1:11>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:10> el<1:12>
n<> u<5> t<Module_nonansi_header> p<68> c<1> s<36> l<1:1> el<1:13>
n<p2> u<6> t<StringConst> p<29> s<11> l<3:5> el<3:7>
n<> u<7> t<Data_type_or_implicit> p<8> l<3:8> el<3:8>
n<> u<8> t<Let_formal_type> p<10> c<7> s<9> l<3:8> el<3:8>
n<x> u<9> t<StringConst> p<10> l<3:8> el<3:9>
n<> u<10> t<Let_port_item> p<11> c<8> l<3:8> el<3:9>
n<> u<11> t<Let_port_list> p<29> c<10> s<28> l<3:8> el<3:9>
n<> u<12> t<Dollar_keyword> p<26> s<13> l<3:13> el<3:14>
n<past> u<13> t<StringConst> p<26> s<25> l<3:14> el<3:18>
n<x> u<14> t<StringConst> p<15> l<3:19> el<3:20>
n<> u<15> t<Primary_literal> p<16> c<14> l<3:19> el<3:20>
n<> u<16> t<Primary> p<17> c<15> l<3:19> el<3:20>
n<> u<17> t<Expression> p<25> c<16> s<18> l<3:19> el<3:20>
n<> u<18> t<Argument> p<25> s<19> l<3:21> el<3:21>
n<> u<19> t<Argument> p<25> s<24> l<3:22> el<3:22>
n<clock> u<20> t<StringConst> p<21> l<3:23> el<3:28>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:23> el<3:28>
n<> u<22> t<Primary> p<23> c<21> l<3:23> el<3:28>
n<> u<23> t<Expression> p<24> c<22> l<3:23> el<3:28>
n<> u<24> t<Argument> p<25> c<23> l<3:23> el<3:28>
n<> u<25> t<List_of_arguments> p<26> c<17> l<3:19> el<3:28>
n<> u<26> t<Complex_func_call> p<27> c<12> l<3:13> el<3:29>
n<> u<27> t<Primary> p<28> c<26> l<3:13> el<3:29>
n<> u<28> t<Expression> p<29> c<27> l<3:13> el<3:29>
n<> u<29> t<Let_declaration> p<30> c<6> l<3:1> el<3:30>
n<> u<30> t<Assertion_item_declaration> p<31> c<29> l<3:1> el<3:30>
n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<3:1> el<3:30>
n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<3:1> el<3:30>
n<> u<33> t<Module_common_item> p<34> c<32> l<3:1> el<3:30>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<3:1> el<3:30>
n<> u<35> t<Non_port_module_item> p<36> c<34> l<3:1> el<3:30>
n<> u<36> t<Module_item> p<68> c<35> s<67> l<3:1> el<3:30>
n<a> u<37> t<StringConst> p<38> l<4:8> el<4:9>
n<> u<38> t<Ps_or_hierarchical_identifier> p<41> c<37> s<40> l<4:8> el<4:9>
n<> u<39> t<Constant_bit_select> p<40> l<4:10> el<4:10>
n<> u<40> t<Constant_select> p<41> c<39> l<4:10> el<4:10>
n<> u<41> t<Net_lvalue> p<61> c<38> s<60> l<4:8> el<4:9>
n<$past> u<42> t<StringConst> p<43> l<4:13> el<4:17>
n<> u<43> t<System_task_names> p<58> c<42> s<50> l<4:12> el<4:17>
n<x> u<44> t<StringConst> p<45> l<4:18> el<4:19>
n<> u<45> t<Primary_literal> p<46> c<44> l<4:18> el<4:19>
n<> u<46> t<Primary> p<47> c<45> l<4:18> el<4:19>
n<> u<47> t<Expression> p<50> c<46> s<48> l<4:18> el<4:19>
n<> u<48> t<Argument> p<50> s<49> l<4:20> el<4:20>
n<> u<49> t<Argument> p<50> l<4:21> el<4:21>
n<> u<50> t<List_of_arguments> p<58> c<47> s<57> l<4:18> el<4:21>
n<> u<51> t<Edge_Posedge> p<56> s<55> l<4:24> el<4:31>
n<clock> u<52> t<StringConst> p<53> l<4:32> el<4:37>
n<> u<53> t<Primary_literal> p<54> c<52> l<4:32> el<4:37>
n<> u<54> t<Primary> p<55> c<53> l<4:32> el<4:37>
n<> u<55> t<Expression> p<56> c<54> l<4:32> el<4:37>
n<> u<56> t<Event_expression> p<57> c<51> l<4:24> el<4:37>
n<> u<57> t<Clocking_event> p<58> c<56> l<4:22> el<4:38>
n<> u<58> t<System_task> p<59> c<43> l<4:12> el<4:39>
n<> u<59> t<Primary> p<60> c<58> l<4:12> el<4:39>
n<> u<60> t<Expression> p<61> c<59> l<4:12> el<4:39>
n<> u<61> t<Net_assignment> p<62> c<41> l<4:8> el<4:39>
n<> u<62> t<List_of_net_assignments> p<63> c<61> l<4:8> el<4:39>
n<> u<63> t<Continuous_assign> p<64> c<62> l<4:1> el<4:40>
n<> u<64> t<Module_common_item> p<65> c<63> l<4:1> el<4:40>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<4:1> el<4:40>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<4:1> el<4:40>
n<> u<67> t<Module_item> p<68> c<66> l<4:1> el<4:40>
n<> u<68> t<Module_declaration> p<69> c<5> l<1:1> el<6:10>
n<> u<69> t<Description> p<70> c<68> l<1:1> el<6:10>
n<> u<70> t<Source_text> p<71> c<69> l<1:1> el<6:10>
n<> u<71> t<Top_level_rule> l<1:1> el<7:1>
[WRN:PA0205] dut.sv:1: No timescale set for "m2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@m2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@m2".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/SystemCall/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/SystemCall/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/SystemCall/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@m2)
|vpiElaborated:1
|vpiName:work@m2
|uhdmallModules:
\_module: work@m2 (work@m2) dut.sv:1:1: , endln:6:10, parent:work@m2
  |vpiFullName:work@m2
  |vpiLetDecl:
  \_let_decl: (p2), line:3:1, endln:3:30
    |vpiExpr:
    \_sys_func_call: ($past), line:3:13, endln:3:29
      |vpiArgument:
      \_ref_obj: (x), line:3:19, endln:3:20, parent:$past
        |vpiName:x
        |vpiActual:
        \_logic_net: (x)
          |vpiName:x
          |vpiNetType:1
      |vpiArgument:
      \_constant: , line:3:21, endln:3:21
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_constant: , line:3:22, endln:3:22
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_ref_obj: (clock), line:3:23, endln:3:28, parent:$past
        |vpiName:clock
        |vpiActual:
        \_logic_net: (clock)
          |vpiName:clock
          |vpiNetType:1
      |vpiName:$past
    |vpiName:p2
  |vpiDefName:work@m2
  |vpiContAssign:
  \_cont_assign: , line:4:8, endln:4:39, parent:work@m2
    |vpiRhs:
    \_sys_func_call: ($past), line:4:12, endln:4:17
      |vpiArgument:
      \_ref_obj: (work@m2.x), line:4:18, endln:4:19, parent:$past
        |vpiName:x
        |vpiFullName:work@m2.x
        |vpiActual:
        \_logic_net: (x)
      |vpiArgument:
      \_constant: , line:4:20, endln:4:20
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_constant: , line:4:21, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |INT:0
        |vpiConstType:7
      |vpiArgument:
      \_operation: , line:4:24, endln:4:37, parent:$past
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@m2.clock), line:4:32, endln:4:37
          |vpiName:clock
          |vpiFullName:work@m2.clock
          |vpiActual:
          \_logic_net: (clock)
      |vpiName:$past
    |vpiLhs:
    \_ref_obj: (work@m2.a), line:4:8, endln:4:9
      |vpiName:a
      |vpiFullName:work@m2.a
      |vpiActual:
      \_logic_net: (a)
        |vpiName:a
        |vpiNetType:1
|uhdmtopModules:
\_module: work@m2 (work@m2) dut.sv:1:1: , endln:6:10
  |vpiName:work@m2
  |vpiLetDecl:
  \_let_decl: (p2), line:3:1, endln:3:30, parent:work@m2
    |vpiExpr:
    \_sys_func_call: ($past), line:3:13, endln:3:29, parent:p2
      |vpiArgument:
      \_ref_obj: (work@m2.p2.x), line:3:19, endln:3:20, parent:$past
        |vpiName:x
        |vpiFullName:work@m2.p2.x
        |vpiActual:
        \_logic_net: (x)
      |vpiArgument:
      \_constant: , line:3:21, endln:3:21
      |vpiArgument:
      \_constant: , line:3:22, endln:3:22
      |vpiArgument:
      \_ref_obj: (work@m2.p2.clock), line:3:23, endln:3:28, parent:$past
        |vpiName:clock
        |vpiFullName:work@m2.p2.clock
        |vpiActual:
        \_logic_net: (clock)
      |vpiName:$past
    |vpiName:p2
  |vpiDefName:work@m2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (x)
  |vpiNet:
  \_logic_net: (clock)
  |vpiNet:
  \_logic_net: (a)
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:8, endln:4:39, parent:work@m2
    |vpiRhs:
    \_sys_func_call: ($past), line:4:12, endln:4:17
      |vpiArgument:
      \_ref_obj: (work@m2.x), line:4:18, endln:4:19, parent:$past
        |vpiName:x
        |vpiFullName:work@m2.x
        |vpiActual:
        \_logic_net: (x)
      |vpiArgument:
      \_constant: , line:4:20, endln:4:20
      |vpiArgument:
      \_constant: , line:4:21, endln:4:21
      |vpiArgument:
      \_operation: , line:4:24, endln:4:37, parent:$past
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@m2.clock), line:4:32, endln:4:37
          |vpiName:clock
          |vpiFullName:work@m2.clock
          |vpiActual:
          \_logic_net: (clock)
      |vpiName:$past
    |vpiLhs:
    \_ref_obj: (work@m2.a), line:4:8, endln:4:9
      |vpiName:a
      |vpiFullName:work@m2.a
      |vpiActual:
      \_logic_net: (a)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/SystemCall/dut.sv | ${SURELOG_DIR}/build/regression/SystemCall/roundtrip/dut_000.sv | 2 | 6 | 

