Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\seven_four.vhd" into library work
Parsing entity <seven_four>.
Parsing architecture <Behavioral> of entity <seven_four>.
Parsing VHDL file "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\converter.vhd" into library work
Parsing entity <converter>.
Parsing architecture <Behavioral> of entity <converter>.
Parsing VHDL file "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <converter> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\top.vhd" Line 121. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\top.vhd" Line 138: Assignment to swhat2 ignored, since the identifier is never used

Elaborating entity <seven_four> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\seven_four.vhd" Line 137. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\top.vhd".
    Found 8-bit register for signal <ledo>.
    Found 8-bit register for signal <leds>.
    Found 3-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk1 (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <tmp[7]_GND_6_o_add_13_OUT> created at line 130.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <converter>.
    Related source file is "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\converter.vhd".
    Found 1-bit register for signal <temporal>.
    Found 26-bit register for signal <counter>.
    Found 26-bit adder for signal <counter[25]_GND_7_o_add_1_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <converter> synthesized.

Synthesizing Unit <seven_four>.
    Related source file is "C:\Windows\System32\FSM_SEQUENCE_DETECTOR\seven_four.vhd".
    Found 2-bit register for signal <sec>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_25_o_add_4_OUT> created at line 116.
    Found 4x4-bit Read Only RAM for signal <sel>
    Found 7-bit 4-to-1 multiplexer for signal <segment> created at line 120.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_four> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 18-bit adder                                          : 1
 26-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 26-bit register                                       : 1
 8-bit register                                        : 2
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 2
 26-bit 2-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <converter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <converter> synthesized (advanced).

Synthesizing (advanced) Unit <seven_four>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_sel> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sec>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel>           |          |
    -----------------------------------------------------------------------
Unit <seven_four> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------

Optimizing unit <top> ...

Optimizing unit <seven_four> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 202
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 42
#      LUT2                        : 31
#      LUT3                        : 3
#      LUT4                        : 4
#      LUT5                        : 5
#      LUT6                        : 25
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 82
#      FD                          : 20
#      FDC                         : 11
#      FDCE                        : 34
#      FDPE                        : 1
#      LD                          : 8
#      LD_1                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 3
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of  126800     0%  
 Number of Slice LUTs:                  114  out of  63400     0%  
    Number used as Logic:               114  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    132
   Number with an unused Flip Flop:      50  out of    132    37%  
   Number with an unused LUT:            18  out of    132    13%  
   Number of fully used LUT-FF pairs:    64  out of    132    48%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    210    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
A1/temporal                        | NONE(leds_0)           | 19    |
present_state_FSM_FFd1             | NONE(tmp2_7)           | 16    |
clk100Mhz                          | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.016ns (Maximum Frequency: 331.609MHz)
   Minimum input arrival time before clock: 0.897ns
   Maximum output required time after clock: 2.746ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/temporal'
  Clock period: 1.064ns (frequency: 940.203MHz)
  Total number of paths / destination ports: 24 / 18
-------------------------------------------------------------------------
Delay:               1.064ns (Levels of Logic = 1)
  Source:            present_state_FSM_FFd3 (FF)
  Destination:       present_state_FSM_FFd3 (FF)
  Source Clock:      A1/temporal rising
  Destination Clock: A1/temporal rising

  Data Path: present_state_FSM_FFd3 to present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.598  present_state_FSM_FFd3 (present_state_FSM_FFd3)
     LUT5:I1->O            1   0.097   0.000  present_state_FSM_FFd3-In1 (present_state_FSM_FFd3-In)
     FDC:D                     0.008          present_state_FSM_FFd3
    ----------------------------------------
    Total                      1.064ns (0.466ns logic, 0.598ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'present_state_FSM_FFd1'
  Clock period: 3.016ns (frequency: 331.609MHz)
  Total number of paths / destination ports: 44 / 16
-------------------------------------------------------------------------
Delay:               1.508ns (Levels of Logic = 2)
  Source:            tmp_0 (LATCH)
  Destination:       tmp2_7 (LATCH)
  Source Clock:      present_state_FSM_FFd1 rising
  Destination Clock: present_state_FSM_FFd1 falling

  Data Path: tmp_0 to tmp2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             7   0.475   0.539  tmp_0 (tmp_0)
     LUT3:I0->O            2   0.097   0.299  tmp[7]_GND_6_o_add_13_OUT<3>11 (tmp[7]_GND_6_o_add_13_OUT<3>_bdd0)
     LUT5:I4->O            1   0.097   0.000  tmp[7]_GND_6_o_add_13_OUT<6>1 (tmp[7]_GND_6_o_add_13_OUT<6>)
     LD:D                     -0.028          tmp2_6
    ----------------------------------------
    Total                      1.508ns (0.669ns logic, 0.839ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100Mhz'
  Clock period: 2.433ns (frequency: 411.049MHz)
  Total number of paths / destination ports: 1228 / 48
-------------------------------------------------------------------------
Delay:               2.433ns (Levels of Logic = 28)
  Source:            A1/counter_0 (FF)
  Destination:       A1/counter_25 (FF)
  Source Clock:      clk100Mhz rising
  Destination Clock: clk100Mhz rising

  Data Path: A1/counter_0 to A1/counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.284  A1/counter_0 (A1/counter_0)
     INV:I->O              1   0.113   0.000  A1/Mcount_counter_lut<0>_INV_0 (A1/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.353   0.000  A1/Mcount_counter_cy<0> (A1/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<1> (A1/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<2> (A1/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<3> (A1/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<4> (A1/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<5> (A1/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<6> (A1/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<7> (A1/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<8> (A1/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<9> (A1/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<10> (A1/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<11> (A1/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<12> (A1/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<13> (A1/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<14> (A1/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<15> (A1/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<16> (A1/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<17> (A1/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<18> (A1/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<19> (A1/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<20> (A1/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<21> (A1/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<22> (A1/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  A1/Mcount_counter_cy<23> (A1/Mcount_counter_cy<23>)
     MUXCY:CI->O           0   0.023   0.000  A1/Mcount_counter_cy<24> (A1/Mcount_counter_cy<24>)
     XORCY:CI->O           1   0.370   0.295  A1/Mcount_counter_xor<25> (Result<25>)
     LUT2:I1->O            1   0.097   0.000  A1/Mcount_counter_eqn_251 (A1/Mcount_counter_eqn_25)
     FDCE:D                    0.008          A1/counter_25
    ----------------------------------------
    Total                      2.433ns (1.854ns logic, 0.579ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'A1/temporal'
  Total number of paths / destination ports: 34 / 31
-------------------------------------------------------------------------
Offset:              0.897ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       present_state_FSM_FFd3 (FF)
  Destination Clock: A1/temporal rising

  Data Path: enable to present_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.001   0.791  enable_IBUF (enable_IBUF)
     LUT5:I0->O            1   0.097   0.000  present_state_FSM_FFd1-In1 (present_state_FSM_FFd1-In)
     FDC:D                     0.008          present_state_FSM_FFd1
    ----------------------------------------
    Total                      0.897ns (0.106ns logic, 0.791ns route)
                                       (11.8% logic, 88.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100Mhz'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              0.738ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       A1/temporal (FF)
  Destination Clock: clk100Mhz rising

  Data Path: reset to A1/temporal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   0.001   0.388  reset_IBUF (reset_IBUF)
     FDPE:PRE                  0.349          A1/temporal
    ----------------------------------------
    Total                      0.738ns (0.350ns logic, 0.388ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'A1/temporal'
  Total number of paths / destination ports: 29 / 15
-------------------------------------------------------------------------
Offset:              1.462ns (Levels of Logic = 2)
  Source:            present_state_FSM_FFd3 (FF)
  Destination:       seg_out<7> (PAD)
  Source Clock:      A1/temporal rising

  Data Path: present_state_FSM_FFd3 to seg_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.725  present_state_FSM_FFd3 (present_state_FSM_FFd3)
     LUT6:I1->O            1   0.097   0.279  A6/segment<3>3 (seg_out_4_OBUF)
     OBUF:I->O                 0.000          seg_out_4_OBUF (seg_out<4>)
    ----------------------------------------
    Total                      1.462ns (0.458ns logic, 1.004ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100Mhz'
  Total number of paths / destination ports: 37 / 11
-------------------------------------------------------------------------
Offset:              2.704ns (Levels of Logic = 4)
  Source:            A6/sec_0 (FF)
  Destination:       seg_out<4> (PAD)
  Source Clock:      clk100Mhz rising

  Data Path: A6/sec_0 to seg_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.361   0.784  A6/sec_0 (A6/sec_0)
     LUT6:I0->O            1   0.097   0.295  A6/segment<1>1 (A6/segment<1>)
     LUT6:I5->O            1   0.097   0.693  A6/segment<1>2 (A6/segment<1>1)
     LUT6:I0->O            1   0.097   0.279  A6/segment<1>3 (seg_out_2_OBUF)
     OBUF:I->O                 0.000          seg_out_2_OBUF (seg_out<2>)
    ----------------------------------------
    Total                      2.704ns (0.652ns logic, 2.052ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'present_state_FSM_FFd1'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              2.746ns (Levels of Logic = 4)
  Source:            tmp2_1 (LATCH)
  Destination:       seg_out<4> (PAD)
  Source Clock:      present_state_FSM_FFd1 falling

  Data Path: tmp2_1 to seg_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.472   0.715  tmp2_1 (tmp2_1)
     LUT6:I1->O            1   0.097   0.295  A6/segment<2>1 (A6/segment<2>)
     LUT6:I5->O            1   0.097   0.693  A6/segment<2>2 (A6/segment<2>1)
     LUT6:I0->O            1   0.097   0.279  A6/segment<2>3 (seg_out_3_OBUF)
     OBUF:I->O                 0.000          seg_out_3_OBUF (seg_out<3>)
    ----------------------------------------
    Total                      2.746ns (0.763ns logic, 1.983ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock A1/temporal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
A1/temporal    |    1.064|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100Mhz      |    2.433|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock present_state_FSM_FFd1
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
present_state_FSM_FFd1|         |    0.783|    1.508|         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.50 secs
 
--> 

Total memory usage is 4596036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

