set o(PLIC_SWINT_SUPPORT) {yes}
set o(PLATFORM_PLDM_SYS_BUS_ACCESS) {no}
set o(NDS_DSP_SUPPORT) {no}
set o(SMU_SUPPORT) {yes}
set o(NDS_CACHE_LINE_SIZE) {64}
set o(NDS_SLAVE_PORT_ASYNC_SUPPORT) {0}
set o(NDS_STACKSAFE_SUPPORT) {no}
set o(NDS_BIU_BUS) {axi}
set o(NDS_L2C_TAG_RAM_AW) {6}
set o(NDS_ILM_WAIT_CYCLE) {0}
set o(NDS_VECTOR_PLIC_SUPPORT) {no}
set o(NDS_CORE_TO_L2_SYNC_STAGE) {2}
set o(NDS_DLM_SIZE) {1024}
set o(NDS_CORE_BRG_TYPE) {0}
set o(I2C_SUPPORT) {yes}
set o(NDS_ILM_SUPPORT) {1}
set o(NDS_NON_BLOCKING_SUPPORT) {yes}
set o(NDS_IOCP_ASYNC_SUPPORT) {0}
set o(NDS_IOCP_ID_WIDTH) {9}
set o(NDS_WRITE_AROUND_SUPPORT) {no}
set o(NDS_DCACHE_FIRST_WORD_FIRST) {First-Word-First}
set o(NDS_CFG_OPT) {no}
set o(SPI1_SUPPORT) {yes}
set o(NDS_BIU_PATH_X2) {no}
set o(NDS_PMP_ENTRIES) {0}
set o(NDS_FENCE_FLUSH_DCACHE) {no}
set o(APBBRG_SUPPORT) {yes}
set o(NDS_POWERBRAKE_SUPPORT) {no}
set o(NDS_TRACE_INTERFACE) {none}
set o(NDS_L2C_DATA_RAM_AW) {10}
set o(NDS_DLM_SUPPORT) {1}
set o(DMAC_SUPPORT) {yes}
set o(PLATFORM_VECTOR_PLIC_SUPPORT) {no}
set o(NDS_DLM_ECC_TYPE) {none}
set o(NDS_RVN_SUPPORT) {no}
set o(NDS_L2C_TAG_RAM_SETUP_CYCLE) {1}
set o(NDS_LOCALINT_HPMINT) {18}
set o(NDS_PC_GPR_PROBING_SUPPORT) {no}
set o(NDS_ICACHE_SUPPORT) {1}
set o(NDS_ICACHE_FIRST_WORD_FIRST) {First-Word-First}
set o(NDS_PMA_ENTRIES) {0}
set o(RAMBRG_REGION_SIZE) {2048}
set o(UART1_SUPPORT) {yes}
set o(NDS_BTB_SIZE) {256}
set o(SPI2_SUPPORT) {yes}
set o(NDS_BIU_ASYNC_SUPPORT) {0}
set o(NDS_NUM_TRIGGER) {2}
set o(NDS_ILM_SIZE) {1024}
set o(NDS_MSHR_DEPTH) {3}
set o(NDS_RESET_VECTOR) {64'h0000000080000000}
set o(NDS_PMP_GRANULARITY) {8}
set o(WDT_SUPPORT) {yes}
set o(NDS_L2C_ECC_TYPE) {0}
set o(NDS_DEBUG_VEC) {64'h00000000E6800000}
set o(NDS_RVC_SUPPORT) {yes}
set o(NDS_PUSHPOP_TYPE) {0}
set o(NDS_DLM_WAIT_CYCLE) {0}
set o(NDS_AHB_LOW_LATENCY) {no}
set o(NDS_PLATFORM) {ae350}
set o(NDS_LOCALINT_SBE) {17}
set o(NDS_DCACHE_PREFETCH_SUPPORT) {no}
set o(AHBDEC_SUPPORT) {yes}
set o(NDS_MSHR_FB_DEPTH) {0}
set o(GPIO_SUPPORT) {yes}
set o(NDS_LOCALINT_ACEERR) {24}
set o(SLVPORT_SIZE) {4}
set o(NDS_CODENSE_SUPPORT) {yes}
set o(UART2_SUPPORT) {yes}
set o(NDS_NHART) {1}
set o(NDS_LM_INTERFACE) {ram}
set o(NDS_L2_SOURCE_WIDTH) {3}
set o(NDS_L2C_DATA_RAM_OUTPUT_CYCLE) {2}
set o(NDS_L2C_DATA_RAM_SETUP_CYCLE) {1}
set o(NDS_BFLOAT16_SUPPORT) {yes}
set o(NDS_LM_ENABLE_CTRL) {no}
set o(PLATFORM_PLDM_PROGBUF_SIZE) {8}
set o(NDS_SLAVE_PORT_PATH_X2) {no}
set o(NDS_L2C_HPM_NUM) {0}
set o(NDS_DCACHE_SUPPORT) {1}
set o(NDS_ILM_ECC_TYPE) {none}
set o(NDS_UNALIGNED_ACCESS) {yes}
set o(NDS_IOCP_NUM) {0}
set o(NDS_DLEN) {512}
set o(PLATFORM_JTAG_TWOWIRE) {jtag}
set o(NDS_ICACHE_ECC_TYPE) {none}
set o(NDS_BIU_PREFETCH) {no}
set o(NDS_LOCALINT_SLPECC) {16}
set o(RTC_SUPPORT) {yes}
set o(NDS_MSHR_SUB_BLOCK_DEPTH) {0}
set o(NDS_DCACHE_ECC_TYPE) {none}
set o(NDS_PERFORMANCE_MONITOR) {no}
set o(PLATFORM_NCEDBGLOCK100_SUPPORT) {no}
set o(PIT_SUPPORT) {yes}
set o(NDS_BRANCH_PREDICTION) {dynamic}
set o(NDS_L2_TO_CORE_SYNC_STAGE) {2}
set o(PLATFORM_PLDM_HALTGROUP_COUNT) {0}
set o(NDS_ACE_SUPPORT) {no}
set o(DTROM_SUPPORT) {no}
set o(NDS_MULTIPLIER) {fast}
set o(NDS_NUM_DLM_BANKS) {4}
set o(NDS_CONFIG_PLATFORM) {ae350}
set o(NDS_ICACHE_SIZE) {0}
set o(NDS_DCACHE_SIZE) {0}
set o(NDS_FPU_TYPE) {dp}

