Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jan 10 20:28:15 2018
| Host             : DESKTOP-7D4PR7J running 64-bit major release  (build 9200)
| Command          : report_power -file ledcontrol_power_routed.rpt -pb ledcontrol_power_summary_routed.pb -rpx ledcontrol_power_routed.rpx
| Design           : ledcontrol
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.123        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.051        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.010 |     3361 |       --- |             --- |
|   LUT as Logic |     0.009 |     1903 |     20800 |            9.15 |
|   CARRY4       |     0.002 |      282 |      8150 |            3.46 |
|   Register     |    <0.001 |      892 |     41600 |            2.14 |
|   F7/F8 Muxes  |    <0.001 |      103 |     32600 |            0.32 |
|   Others       |     0.000 |       47 |       --- |             --- |
| Signals        |     0.010 |     2240 |       --- |             --- |
| DSPs           |     0.001 |        2 |        90 |            2.22 |
| I/O            |     0.025 |       34 |       106 |           32.08 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.123 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.026 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| ledcontrol               |     0.051 |
|   alarm1                 |     0.020 |
|     btSpeedGen           |    <0.001 |
|     clock_divider_16     |    <0.001 |
|     music0               |    <0.001 |
|     stop_debounce        |    <0.001 |
|     stop_onepulse        |    <0.001 |
|     toneGen              |     0.019 |
|   clock_divide_16        |    <0.001 |
|   nolabel_line48         |    <0.001 |
|   stop_debounc           |    <0.001 |
|   stop_onepuls           |    <0.001 |
|   t1                     |     0.006 |
|     c0                   |    <0.001 |
|     clk_1sec_produce     |    <0.001 |
|     key_de               |     0.004 |
|       inst               |     0.001 |
|         inst             |     0.001 |
|           Ps2Interface_i |    <0.001 |
|             IOBUF_inst_0 |    <0.001 |
|             IOBUF_inst_1 |    <0.001 |
|       op                 |    <0.001 |
|     lp0                  |    <0.001 |
|     lp1                  |    <0.001 |
|     seven0               |    <0.001 |
+--------------------------+-----------+


