{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658332861847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658332861857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 12:01:01 2022 " "Processing started: Wed Jul 20 12:01:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658332861857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332861857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332861857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658332862157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/SevenSegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/SevenSegment.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-SM " "Found design unit 1: Grappler-SM" {  } { { "Grappler.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Grappler.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "Grappler.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Grappler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-SM " "Found design unit 1: Extender-SM" {  } { { "Extender.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Extender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_Motion-SM " "Found design unit 1: XY_Motion-SM" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_Motion " "Found entity 1: XY_Motion" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xy_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XY_Register-one " "Found design unit 1: XY_Register-one" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874325 ""} { "Info" "ISGN_ENTITY_NAME" "1 XY_Register " "Found entity 1: XY_Register" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658332874355 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..6\] LogicalStep_Lab4_top.vhd(12) " "Using initial value X (don't care) for net \"leds\[7..6\]\" at LogicalStep_Lab4_top.vhd(12)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874355 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658332874375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(45) " "VHDL Process Statement warning at clock_source.vhd(45): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874375 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(47) " "VHDL Process Statement warning at clock_source.vhd(47): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/clock_source.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874375 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WSGN_SEARCH_FILE" "synch_inverter2.vhd 2 1 " "Using design file synch_inverter2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synch_Inverter2-synchronize " "Found design unit 1: Synch_Inverter2-synchronize" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synch_Inverter2 " "Found entity 1: Synch_Inverter2" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658332874385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synch_Inverter2 Synch_Inverter2:inst1 " "Elaborating entity \"Synch_Inverter2\" for hierarchy \"Synch_Inverter2:inst1\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst1" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874385 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb3 synch_inverter2.vhd(29) " "VHDL Process Statement warning at synch_inverter2.vhd(29): signal \"stages_pb3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874385 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb2 synch_inverter2.vhd(30) " "VHDL Process Statement warning at synch_inverter2.vhd(30): signal \"stages_pb2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874385 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb1 synch_inverter2.vhd(31) " "VHDL Process Statement warning at synch_inverter2.vhd(31): signal \"stages_pb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874385 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stages_pb0 synch_inverter2.vhd(32) " "VHDL Process Statement warning at synch_inverter2.vhd(32): signal \"stages_pb0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874385 "|LogicalStep_Lab4_top|Synch_Inverter2:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "bidir_shift_reg.vhd 2 1 " "Using design file bidir_shift_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658332874395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:inst2 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:inst2\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst2" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN bidir_shift_reg.vhd(30) " "VHDL Process Statement warning at bidir_shift_reg.vhd(30): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874395 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg bidir_shift_reg.vhd(43) " "VHDL Process Statement warning at bidir_shift_reg.vhd(43): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/bidir_shift_reg.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874395 "|LogicalStep_Lab4_top|Bidir_shift_reg:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "u_d_bin_counter4bit.vhd 2 1 " "Using design file u_d_bin_counter4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874405 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658332874405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:inst3 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:inst3\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst3" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter u_d_bin_counter4bit.vhd(42) " "VHDL Process Statement warning at u_d_bin_counter4bit.vhd(42): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874405 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_Register XY_Register:inst5 " "Elaborating entity \"XY_Register\" for hierarchy \"XY_Register:inst5\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst5" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk XY_Register.vhd(27) " "VHDL Process Statement warning at XY_Register.vhd(27): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874405 "|LogicalStep_Lab4_top|XY_Register:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "compx4.vhd 2 1 " "Using design file compx4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Compx4_logic " "Found design unit 1: Compx4-Compx4_logic" {  } { { "compx4.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874415 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658332874415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:inst7 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:inst7\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst7" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Compx1_logic " "Found design unit 1: Compx1-Compx1_logic" {  } { { "compx1.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658332874425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:inst7\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:inst7\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/compx4.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_Motion XY_Motion:inst9 " "Elaborating entity \"XY_Motion\" for hierarchy \"XY_Motion:inst9\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst9" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_EQ XY_Motion.vhd(57) " "VHDL Process Statement warning at XY_Motion.vhd(57): signal \"X_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_EQ XY_Motion.vhd(57) " "VHDL Process Statement warning at XY_Motion.vhd(57): signal \"Y_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_EQ XY_Motion.vhd(84) " "VHDL Process Statement warning at XY_Motion.vhd(84): signal \"X_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_EQ XY_Motion.vhd(84) " "VHDL Process Statement warning at XY_Motion.vhd(84): signal \"Y_EQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extender_en XY_Motion.vhd(99) " "VHDL Process Statement warning at XY_Motion.vhd(99): inferring latch(es) for signal or variable \"extender_en\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down_X XY_Motion.vhd(99) " "VHDL Process Statement warning at XY_Motion.vhd(99): inferring latch(es) for signal or variable \"up_down_X\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down_Y XY_Motion.vhd(99) " "VHDL Process Statement warning at XY_Motion.vhd(99): inferring latch(es) for signal or variable \"up_down_Y\", which holds its previous value in one or more paths through the process" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down_Y XY_Motion.vhd(99) " "Inferred latch for \"up_down_Y\" at XY_Motion.vhd(99)" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down_X XY_Motion.vhd(99) " "Inferred latch for \"up_down_X\" at XY_Motion.vhd(99)" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "extender_en XY_Motion.vhd(99) " "Inferred latch for \"extender_en\" at XY_Motion.vhd(99)" {  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 "|LogicalStep_Lab4_top|XY_Motion:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:inst10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:inst10\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst10" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:inst11 " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:inst11\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst11" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:inst12 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:inst12\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst12" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:inst14 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:inst14\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst14" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332874435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XY_Motion:inst9\|up_down_X " "Latch XY_Motion:inst9\|up_down_X has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Synch_Inverter2:inst1\|stages_pb2\[1\] " "Ports D and ENA on the latch are fed by the same signal Synch_Inverter2:inst1\|stages_pb2\[1\]" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1658332874785 ""}  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1658332874785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XY_Motion:inst9\|up_down_Y " "Latch XY_Motion:inst9\|up_down_Y has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Synch_Inverter2:inst1\|stages_pb2\[1\] " "Ports D and ENA on the latch are fed by the same signal Synch_Inverter2:inst1\|stages_pb2\[1\]" {  } { { "synch_inverter2.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/synch_inverter2.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1658332874785 ""}  } { { "XY_Motion.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Motion.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1658332874785 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658332874865 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658332874865 "|LogicalStep_Lab4_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1658332874865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658332874915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658332875165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658332875275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658332875275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658332875315 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658332875315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658332875315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658332875315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658332875345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 12:01:15 2022 " "Processing ended: Wed Jul 20 12:01:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658332875345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658332875345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658332875345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658332875345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1658332878929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658332878929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 12:01:18 2022 " "Processing started: Wed Jul 20 12:01:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658332878929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1658332878929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1658332878929 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1658332879039 ""}
{ "Info" "0" "" "Project  = LogicalStep_Lab4" {  } {  } 0 0 "Project  = LogicalStep_Lab4" 0 0 "Fitter" 0 0 1658332879039 ""}
{ "Info" "0" "" "Revision = LogicalStep_Lab4_top" {  } {  } 0 0 "Revision = LogicalStep_Lab4_top" 0 0 "Fitter" 0 0 1658332879039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1658332879109 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1658332879159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658332879189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658332879189 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1658332879279 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1658332879359 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658332879369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658332879369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658332879369 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658332879369 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658332879369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658332879369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658332879369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658332879369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1658332879369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 46 " "No exact pin location assignment(s) for 16 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1658332879489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1658332879879 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1658332879879 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658332879879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1658332879889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1658332879889 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1658332879889 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node Clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:inst3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:inst3\|ud_bin_counter\[0\]" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:inst4\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:inst4\|ud_bin_counter\[0\]" {  } { { "u_d_bin_counter4bit.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/u_d_bin_counter4bit.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 269 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst5\|reg\[0\] " "Destination node XY_Register:inst5\|reg\[0\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst5\|reg\[1\] " "Destination node XY_Register:inst5\|reg\[1\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst5\|reg\[2\] " "Destination node XY_Register:inst5\|reg\[2\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst5\|reg\[3\] " "Destination node XY_Register:inst5\|reg\[3\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst6\|reg\[0\] " "Destination node XY_Register:inst6\|reg\[0\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 264 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst6\|reg\[1\] " "Destination node XY_Register:inst6\|reg\[1\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 265 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst6\|reg\[2\] " "Destination node XY_Register:inst6\|reg\[2\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 266 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "XY_Register:inst6\|reg\[3\] " "Destination node XY_Register:inst6\|reg\[3\]" {  } { { "XY_Register.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/XY_Register.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 267 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1658332879899 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1658332879899 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1658332879899 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 455 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658332879899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1658332880399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1658332880409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1658332880409 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1658332880409 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1658332880419 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1658332880419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1658332880419 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 8 0 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 5 5 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 4 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 0 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 0 12 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 1 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 0 7 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1658332880419 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658332880419 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 8 0 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 5 5 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 4 3 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 11 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 0 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 0 12 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 1 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 0 7 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 8 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658332880479 ""}
{ "Error" "EFSAC_FSAC_NUM_NOT_PLACED_PINS" "46 16 " "Design has 46 pins, but Fitter can't place 16 pins" {  } {  } 0 176208 "Design has %1!d! pins, but Fitter can't place %2!d! pins" 0 0 "Fitter" 0 -1 1658332880479 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xreg\[0\] 2.5 V Off off " "Can't place pin xreg\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 1B 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[0\] Top " "Pin xreg\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[0\] Top " "Pin xreg\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 2 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 3 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 4 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 5 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 6 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 7 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[0\] 8 2.5 V 2.5V 3.3V " "Pin xreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880479 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xreg\[1\] 2.5 V Off off " "Can't place pin xreg\[1\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 1B 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[1\] Top " "Pin xreg\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[1\] Top " "Pin xreg\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 2 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 3 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 4 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 5 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 6 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 7 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[1\] 8 2.5 V 2.5V 3.3V " "Pin xreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880479 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xreg\[2\] 2.5 V Off off " "Can't place pin xreg\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 1B 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[2\] Top " "Pin xreg\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[2\] Top " "Pin xreg\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 2 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 3 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 4 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 5 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 6 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 7 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[2\] 8 2.5 V 2.5V 3.3V " "Pin xreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880479 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880479 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880479 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xreg\[3\] 2.5 V Off off " "Can't place pin xreg\[3\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 1B 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[3\] Top " "Pin xreg\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xreg\[3\] Top " "Pin xreg\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 2 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 3 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 4 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 5 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 6 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 7 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xreg\[3\] 8 2.5 V 2.5V 3.3V " "Pin xreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880489 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yreg\[0\] 2.5 V Off off " "Can't place pin yreg\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 1B 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[0\] Top " "Pin yreg\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[0\] Top " "Pin yreg\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 2 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 3 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 4 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 5 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 6 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 7 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[0\] 8 2.5 V 2.5V 3.3V " "Pin yreg\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880489 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yreg\[1\] 2.5 V Off off " "Can't place pin yreg\[1\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 1B 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[1\] Top " "Pin yreg\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[1\] Top " "Pin yreg\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 2 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 3 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 4 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 5 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 6 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 7 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[1\] 8 2.5 V 2.5V 3.3V " "Pin yreg\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880489 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880489 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880489 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yreg\[2\] 2.5 V Off off " "Can't place pin yreg\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 1B 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[2\] Top " "Pin yreg\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[2\] Top " "Pin yreg\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 2 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 3 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 4 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 5 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 6 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 7 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[2\] 8 2.5 V 2.5V 3.3V " "Pin yreg\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880499 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yreg\[3\] 2.5 V Off off " "Can't place pin yreg\[3\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 1B 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[3\] Top " "Pin yreg\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yreg\[3\] Top " "Pin yreg\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 2 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 3 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 4 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 5 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 6 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 7 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yreg\[3\] 8 2.5 V 2.5V 3.3V " "Pin yreg\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yreg[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880499 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xPOS\[0\] 2.5 V Off off " "Can't place pin xPOS\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 1B 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[0\] Top " "Pin xPOS\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[0\] Top " "Pin xPOS\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 2 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 3 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 4 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 5 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 6 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 7 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[0\] 8 2.5 V 2.5V 3.3V " "Pin xPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880499 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xPOS\[1\] 2.5 V Off off " "Can't place pin xPOS\[1\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 1B 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[1\] Top " "Pin xPOS\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[1\] Top " "Pin xPOS\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 2 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 3 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 4 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 5 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 6 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 7 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[1\] 8 2.5 V 2.5V 3.3V " "Pin xPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880499 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880499 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880499 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xPOS\[2\] 2.5 V Off off " "Can't place pin xPOS\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 1B 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[2\] Top " "Pin xPOS\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[2\] Top " "Pin xPOS\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 2 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 3 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 4 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 5 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 6 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 7 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[2\] 8 2.5 V 2.5V 3.3V " "Pin xPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880509 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "xPOS\[3\] 2.5 V Off off " "Can't place pin xPOS\[3\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 1B 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[3\] Top " "Pin xPOS\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "xPOS\[3\] Top " "Pin xPOS\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 2 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 3 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 4 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 5 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 6 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 7 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "xPOS\[3\] 8 2.5 V 2.5V 3.3V " "Pin xPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880509 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880509 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { xPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880509 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yPOS\[0\] 2.5 V Off off " "Can't place pin yPOS\[0\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 1B 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[0\] Top " "Pin yPOS\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[0\] Top " "Pin yPOS\[0\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 2 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 3 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 4 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 5 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 6 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 7 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[0\] 8 2.5 V 2.5V 3.3V " "Pin yPOS\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[0] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880519 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yPOS\[1\] 2.5 V Off off " "Can't place pin yPOS\[1\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 1B 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[1\] Top " "Pin yPOS\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[1\] Top " "Pin yPOS\[1\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 2 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 3 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 4 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 5 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 6 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 7 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[1\] 8 2.5 V 2.5V 3.3V " "Pin yPOS\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[1] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880519 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yPOS\[2\] 2.5 V Off off " "Can't place pin yPOS\[2\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 1B 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[2\] Top " "Pin yPOS\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[2\] Top " "Pin yPOS\[2\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 2 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 3 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 4 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 5 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 6 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 7 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[2\] 8 2.5 V 2.5V 3.3V " "Pin yPOS\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[2] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880519 ""}
{ "Error" "EFSAC_FSAC_CANNOT_PLACE_PIN" "yPOS\[3\] 2.5 V Off off " "Can't place pin yPOS\[3\] with I/O standard 2.5 V, Termination setting Off, and PCI I/O setting off due to device constraints" { { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 1B 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 1B. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "Top 1 1B 3.3V " "Design partition \"Top\" has 1 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[2\] 1B 3.3V " "Pin leds\[2\] in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[3\] Top " "Pin yPOS\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_OF_PARTITION_IN_BANK_USES_VCCIO" "hard_block:auto_generated_inst 4 1B 3.3V " "Design partition \"hard_block:auto_generated_inst\" has 4 pin(s) in the I/O bank 1B and the pins(s) use VCCIO 3.3V" { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TMS~ 1B 3.3V " "Pin ~ALTERA_TMS~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TCK~ 1B 3.3V " "Pin ~ALTERA_TCK~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDI~ 1B 3.3V " "Pin ~ALTERA_TDI~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "~ALTERA_TDO~ 1B 3.3V " "Pin ~ALTERA_TDO~ in I/O bank 1B uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } {  } 0 169308 "Design partition \"%1!s!\" has %2!d! pin(s) in the I/O bank %3!s! and the pins(s) use VCCIO %4!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_PARTITION" "yPOS\[3\] Top " "Pin yPOS\[3\] is in design partition \"Top\"" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169309 "Pin %1!s! is in design partition \"%2!s!\"" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 2 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[0\] 2 3.3V " "Pin leds\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[1\] 2 3.3V " "Pin leds\[1\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "Clkin_50 2 3.3V " "Pin Clkin_50 in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[0\] 2 3.3V " "Pin sw\[0\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 3 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[6\] 3 3.3V " "Pin leds\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "leds\[7\] 3 3.3V " "Pin leds\[7\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { leds[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[6\] 3 3.3V " "Pin sw\[6\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[3\] 3 3.3V " "Pin pb_n\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[0\] 3 3.3V " "Pin pb_n\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[2\] 3 3.3V " "Pin pb_n\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "pb_n\[1\] 3 3.3V " "Pin pb_n\[1\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 4 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 5 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 5. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 6 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 6. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[3\] 6 3.3V " "Pin seg7_data\[3\] in I/O bank 6 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 7 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 7. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "yPOS\[3\] 8 2.5 V 2.5V 3.3V " "Pin yPOS\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 8. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[0\] 8 3.3V " "Pin seg7_data\[0\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[1\] 8 3.3V " "Pin seg7_data\[1\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[2\] 8 3.3V " "Pin seg7_data\[2\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[4\] 8 3.3V " "Pin seg7_data\[4\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[5\] 8 3.3V " "Pin seg7_data\[5\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_data\[6\] 8 3.3V " "Pin seg7_data\[6\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_data[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char1 8 3.3V " "Pin seg7_char1 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char1 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char1" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "seg7_char2 8 3.3V " "Pin seg7_char2 in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { seg7_char2 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_char2" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "sw\[7\] 8 3.3V " "Pin sw\[7\] in I/O bank 8 uses VCCIO 3.3V" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1658332880519 ""} { "Error" "EFSAC_FSAC_NO_PINS_IN_BANK_AVAILABLE" "" "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" {  } {  } 0 176209 "Can't place I/O pins -- can't place pins in any other I/O bank or other I/O banks have no pins available for general purpose I/O placement" 0 0 "Design Software" 0 -1 1658332880519 ""}  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { yPOS[3] } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 176210 "Can't place pin %1!s! with I/O standard %2!s!, Termination setting %3!s!, and PCI I/O setting %4!s! due to device constraints" 0 0 "Fitter" 0 -1 1658332880519 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1658332880529 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658332880529 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1658332880759 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1658332880759 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clkin_50 3.3-V LVCMOS 29 " "Pin Clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { Clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 40 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 41 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[3\] 3.3-V LVCMOS 43 " "Pin pb_n\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[0\] 3.3-V LVCMOS 46 " "Pin pb_n\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[2\] 3.3-V LVCMOS 44 " "Pin pb_n\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb_n\[1\] 3.3-V LVCMOS 45 " "Pin pb_n\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb_n[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb_n\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/v264pate/Downloads/Lab4/Lab4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/v264pate/Downloads/Lab4/Lab4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1658332880769 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1658332880769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file C:/Users/v264pate/Downloads/Lab4/Lab4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1658332880939 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 163 s 25 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 163 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5377 " "Peak virtual memory: 5377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658332881151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 20 12:01:21 2022 " "Processing ended: Wed Jul 20 12:01:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658332881151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658332881151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658332881151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1658332881151 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 165 s 56 s " "Quartus Prime Full Compilation was unsuccessful. 165 errors, 56 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1658332890001 ""}
