Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Apr 11 14:23:17 2025
| Host         : workspace running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MLZedboard_wrapper_timing_summary_routed.rpt -pb MLZedboard_wrapper_timing_summary_routed.pb -rpx MLZedboard_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MLZedboard_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.500        0.000                      0                20287        0.023        0.000                      0                20287        5.519        0.000                       0                 14885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.500        0.000                      0                20287        0.023        0.000                      0                20287        5.519        0.000                       0                 14885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 8.056ns (71.198%)  route 3.259ns (28.802%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 15.646 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.905    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.239 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.239    MLZedboard_i/inference_0/inst/p_0_in__0[5]
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.468    15.646    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/C
                         clock pessimism              0.229    15.875    
                         clock uncertainty           -0.198    15.677    
    SLICE_X35Y78         FDRE (Setup_fdre_C_D)        0.062    15.739    MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]
  -------------------------------------------------------------------
                         required time                         15.739    
                         arrival time                         -14.239    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 7.945ns (70.913%)  route 3.259ns (29.087%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 15.646 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.905    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.128 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.128    MLZedboard_i/inference_0/inst/p_0_in__0[4]
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.468    15.646    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]/C
                         clock pessimism              0.229    15.875    
                         clock uncertainty           -0.198    15.677    
    SLICE_X35Y78         FDRE (Setup_fdre_C_D)        0.062    15.739    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]
  -------------------------------------------------------------------
                         required time                         15.739    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.201ns  (logic 7.942ns (70.905%)  route 3.259ns (29.095%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 15.644 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.125 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.125    MLZedboard_i/inference_0/inst/p_0_in__0[1]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466    15.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/C
                         clock pessimism              0.229    15.873    
                         clock uncertainty           -0.198    15.675    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.062    15.737    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]
  -------------------------------------------------------------------
                         required time                         15.737    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 7.921ns (70.850%)  route 3.259ns (29.150%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 15.644 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.104 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.104    MLZedboard_i/inference_0/inst/p_0_in__0[3]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466    15.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/C
                         clock pessimism              0.229    15.873    
                         clock uncertainty           -0.198    15.675    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.062    15.737    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]
  -------------------------------------------------------------------
                         required time                         15.737    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.106ns  (logic 7.847ns (70.656%)  route 3.259ns (29.344%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 15.644 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.030 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.030    MLZedboard_i/inference_0/inst/p_0_in__0[2]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466    15.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/C
                         clock pessimism              0.229    15.873    
                         clock uncertainty           -0.198    15.675    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.062    15.737    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]
  -------------------------------------------------------------------
                         required time                         15.737    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 7.831ns (70.614%)  route 3.259ns (29.386%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 15.644 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.791 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.014 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.014    MLZedboard_i/inference_0/inst/p_0_in__0[0]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466    15.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]/C
                         clock pessimism              0.229    15.873    
                         clock uncertainty           -0.198    15.675    
    SLICE_X35Y77         FDRE (Setup_fdre_C_D)        0.062    15.737    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]
  -------------------------------------------------------------------
                         required time                         15.737    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.087ns  (logic 7.828ns (70.606%)  route 3.259ns (29.394%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 15.643 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.011 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.011    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_2
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.465    15.643    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/C
                         clock pessimism              0.229    15.872    
                         clock uncertainty           -0.198    15.674    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.062    15.736    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                         -14.011    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.066ns  (logic 7.807ns (70.550%)  route 3.259ns (29.450%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 15.643 - 12.999 ) 
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.630     2.924    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.456     3.380 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=33, routed)          1.322     4.702    MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_sel
    SLICE_X33Y74         LUT3 (Prop_lut3_I2_O)        0.152     4.854 r  MLZedboard_i/inference_0/inst/regslice_both_input_r_V_data_V_U/dout__1_i_5/O
                         net (fo=1, routed)           0.952     5.807    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/tmp_12_fu_5582_p1[12]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    10.045 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.047    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.565 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973    12.538    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124    12.662 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000    12.662    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.212 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.212    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.326 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.440 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.554 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.563    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.677 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.677    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.990 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.990    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_0
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.465    15.643    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/C
                         clock pessimism              0.229    15.872    
                         clock uncertainty           -0.198    15.674    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.062    15.736    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]
  -------------------------------------------------------------------
                         required time                         15.736    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/fc1_input_input_V_278_fu_2778_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.950ns  (logic 2.678ns (24.456%)  route 8.272ns (75.544%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 15.759 - 12.999 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.632     2.926    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y74         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.419     3.345 f  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[4]/Q
                         net (fo=1, routed)           0.762     4.107    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222[4]
    SLICE_X34Y68         LUT1 (Prop_lut1_I0_O)        0.296     4.403 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670[13]_i_52/O
                         net (fo=1, routed)           0.000     4.403    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670[13]_i_52_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.916 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.916    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_43_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.033 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.033    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_38_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.150 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.150    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_33_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.267    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_28_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.384 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.384    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_23_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.501    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_18_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.009     5.627    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_13_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.744 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.744    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_8_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.861 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.861    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.080 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_2/O[0]
                         net (fo=32, routed)          2.878     8.958    MLZedboard_i/inference_0/inst/tmp_13_fu_5610_p4[0]
    SLICE_X64Y101        LUT5 (Prop_lut5_I1_O)        0.295     9.253 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_173_fu_2358[12]_i_1/O
                         net (fo=108, routed)         4.623    13.876    MLZedboard_i/inference_0/inst/fc1_input_input_V_173_fu_2358[12]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_278_fu_2778_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.581    15.759    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X8Y48          FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_278_fu_2778_reg[12]/C
                         clock pessimism              0.115    15.874    
                         clock uncertainty           -0.198    15.676    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.031    15.645    MLZedboard_i/inference_0/inst/fc1_input_input_V_278_fu_2778_reg[12]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/fc1_input_input_V_265_fu_2726_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 2.678ns (24.638%)  route 8.191ns (75.362%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 15.760 - 12.999 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.632     2.926    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y74         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.419     3.345 f  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[4]/Q
                         net (fo=1, routed)           0.762     4.107    MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222[4]
    SLICE_X34Y68         LUT1 (Prop_lut1_I0_O)        0.296     4.403 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670[13]_i_52/O
                         net (fo=1, routed)           0.000     4.403    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670[13]_i_52_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.916 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.916    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_43_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.033 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.033    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_38_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.150 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_33/CO[3]
                         net (fo=1, routed)           0.000     5.150    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_33_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.267 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.267    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_28_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.384 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.384    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_23_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.501    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_18_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.009     5.627    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_13_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.744 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.744    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_8_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.861 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.861    MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_3_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.080 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_1_fu_1670_reg[13]_i_2/O[0]
                         net (fo=32, routed)          3.146     9.226    MLZedboard_i/inference_0/inst/tmp_13_fu_5610_p4[0]
    SLICE_X80Y88         LUT6 (Prop_lut6_I2_O)        0.295     9.521 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_173_fu_2358[13]_i_1/O
                         net (fo=108, routed)         4.274    13.795    MLZedboard_i/inference_0/inst/fc1_input_input_V_173_fu_2358[13]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_265_fu_2726_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.582    15.760    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X11Y48         FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_265_fu_2726_reg[13]/C
                         clock pessimism              0.115    15.875    
                         clock uncertainty           -0.198    15.677    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.067    15.610    MLZedboard_i/inference_0/inst/fc1_input_input_V_265_fu_2726_reg[13]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  1.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_316_fu_2930_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read315_int_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.677%)  route 0.180ns (52.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.629     0.965    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X50Y116        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_316_fu_2930_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.129 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_316_fu_2930_reg[11]/Q
                         net (fo=1, routed)           0.180     1.309    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read315_int_reg_reg[15]_1[1]
    SLICE_X49Y115        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read315_int_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.904     1.270    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X49Y115        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read315_int_reg_reg[11]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X49Y115        FDRE (Hold_fdre_C_D)         0.055     1.286    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read315_int_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_106_fu_2090_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read105_int_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.410%)  route 0.144ns (50.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.691     1.027    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X99Y100        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_106_fu_2090_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_106_fu_2090_reg[11]/Q
                         net (fo=1, routed)           0.144     1.312    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read105_int_reg_reg[15]_0[1]
    SLICE_X99Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read105_int_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.879     1.245    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X99Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read105_int_reg_reg[11]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.075     1.285    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read105_int_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_24_fu_1762_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read23_int_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.829%)  route 0.158ns (55.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.542     0.878    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X49Y74         FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_24_fu_1762_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_24_fu_1762_reg[15]/Q
                         net (fo=1, routed)           0.158     1.163    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read23_int_reg_reg[15]_0[5]
    SLICE_X50Y74         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read23_int_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.804     1.170    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X50Y74         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read23_int_reg_reg[15]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.000     1.135    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read23_int_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_200_fu_2466_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.867%)  route 0.148ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.666     1.002    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X81Y100        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_200_fu_2466_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_200_fu_2466_reg[12]/Q
                         net (fo=1, routed)           0.148     1.291    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[15]_0[2]
    SLICE_X81Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.853     1.219    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X81Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[12]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.072     1.256    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_200_fu_2466_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.066%)  route 0.146ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.666     1.002    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X81Y100        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_200_fu_2466_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_200_fu_2466_reg[11]/Q
                         net (fo=1, routed)           0.146     1.289    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[15]_0[1]
    SLICE_X81Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.853     1.219    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X81Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[11]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.070     1.254    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read199_int_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_70_fu_1946_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read69_int_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.689     1.025    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X90Y101        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_70_fu_1946_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_70_fu_1946_reg[12]/Q
                         net (fo=1, routed)           0.117     1.306    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read69_int_reg_reg[15]_0[2]
    SLICE_X90Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read69_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.877     1.243    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X90Y99         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read69_int_reg_reg[12]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.059     1.267    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read69_int_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_472_fu_3554_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.196%)  route 0.228ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.634     0.970    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X41Y134        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_472_fu_3554_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_472_fu_3554_reg[14]/Q
                         net (fo=1, routed)           0.228     1.339    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[15]_0[4]
    SLICE_X51Y134        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.900     1.266    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X51Y134        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[14]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X51Y134        FDRE (Hold_fdre_C_D)         0.072     1.299    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_472_fu_3554_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.196%)  route 0.228ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.634     0.970    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X41Y134        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_472_fu_3554_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y134        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_472_fu_3554_reg[12]/Q
                         net (fo=1, routed)           0.228     1.339    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[15]_0[2]
    SLICE_X51Y134        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.900     1.266    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X51Y134        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[12]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X51Y134        FDRE (Hold_fdre_C_D)         0.070     1.297    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read471_int_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/fc1_input_input_V_470_fu_3546_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read469_int_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.933%)  route 0.201ns (55.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.631     0.967    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X50Y137        FDRE                                         r  MLZedboard_i/inference_0/inst/fc1_input_input_V_470_fu_3546_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  MLZedboard_i/inference_0/inst/fc1_input_input_V_470_fu_3546_reg[15]/Q
                         net (fo=1, routed)           0.201     1.332    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read469_int_reg_reg[15]_0[5]
    SLICE_X47Y137        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read469_int_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.906     1.272    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X47Y137        FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read469_int_reg_reg[15]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X47Y137        FDRE (Hold_fdre_C_D)         0.055     1.288    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read469_int_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read238_int_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/mult_V_382_reg_32931_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.356%)  route 0.223ns (57.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.548     0.884    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X50Y85         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read238_int_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/p_read238_int_reg_reg[10]/Q
                         net (fo=4, routed)           0.223     1.271    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/mult_V_382_fu_11022_p4[2]
    SLICE_X48Y84         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/mult_V_382_reg_32931_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.818     1.184    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/ap_clk
    SLICE_X48Y84         FDRE                                         r  MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/mult_V_382_reg_32931_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.075     1.224    MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719/mult_V_382_reg_32931_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y15    MLZedboard_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y15    MLZedboard_i/comblock_0/U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y16  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         12.999      10.845     DSP48_X4Y44     MLZedboard_i/inference_0/inst/grp_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_5517/mul_16s_5ns_19_1_1_U784/dout/CLK
Min Period        n/a     FDSE/C              n/a            1.000         12.999      11.999     SLICE_X31Y65    MLZedboard_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         12.999      11.999     SLICE_X32Y78    MLZedboard_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         12.999      11.999     SLICE_X32Y78    MLZedboard_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         12.999      11.999     SLICE_X32Y81    MLZedboard_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         12.999      11.999     SLICE_X32Y81    MLZedboard_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         12.999      11.999     SLICE_X32Y78    MLZedboard_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X32Y74    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.500       5.520      SLICE_X32Y74    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X36Y79    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X36Y79    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X36Y78    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X36Y78    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.500       5.520      SLICE_X32Y74    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X32Y74    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.500       5.520      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.500       5.520      SLICE_X36Y79    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X36Y79    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.500       5.520      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X30Y77    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         6.500       5.519      SLICE_X36Y78    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         6.499       5.519      SLICE_X36Y78    MLZedboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.692ns  (logic 0.124ns (7.330%)  route 1.568ns (92.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.568     1.568    MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.124     1.692 r  MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.692    MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y71         FDRE                                         r  MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.467     2.646    MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y71         FDRE                                         r  MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.045ns (6.083%)  route 0.695ns (93.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.695     0.695    MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y71         LUT1 (Prop_lut1_I0_O)        0.045     0.740 r  MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.740    MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y71         FDRE                                         r  MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.812     1.178    MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y71         FDRE                                         r  MLZedboard_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 5.331ns (84.415%)  route 0.984ns (15.585%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.867    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.981    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.315 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.315    MLZedboard_i/inference_0/inst/p_0_in__0[5]
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.468     2.647    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.204ns  (logic 5.220ns (84.136%)  route 0.984ns (15.864%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.867    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.981    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.204 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.204    MLZedboard_i/inference_0/inst/p_0_in__0[4]
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.468     2.647    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[44]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.201ns  (logic 5.217ns (84.129%)  route 0.984ns (15.871%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.867    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.201 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.201    MLZedboard_i/inference_0/inst/p_0_in__0[1]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466     2.645    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.180ns  (logic 5.196ns (84.075%)  route 0.984ns (15.925%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.867    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.180 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.180    MLZedboard_i/inference_0/inst/p_0_in__0[3]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466     2.645    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.106ns  (logic 5.122ns (83.882%)  route 0.984ns (16.118%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.867    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.106 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.106    MLZedboard_i/inference_0/inst/p_0_in__0[2]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466     2.645    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.090ns  (logic 5.106ns (83.839%)  route 0.984ns (16.161%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.867    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.090 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.090    MLZedboard_i/inference_0/inst/p_0_in__0[0]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.466     2.645    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[40]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 5.103ns (83.831%)  route 0.984ns (16.169%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.087 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.087    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_2
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.465     2.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 5.082ns (83.775%)  route 0.984ns (16.225%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.066 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.066    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_0
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.465     2.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.992ns  (logic 5.008ns (83.575%)  route 0.984ns (16.425%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.992 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.992    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_1
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.465     2.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[38]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 4.992ns (83.531%)  route 0.984ns (16.469%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[0]
                         net (fo=2, routed)           0.973     4.614    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_105
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.124     4.738 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4/O
                         net (fo=1, routed)           0.000     4.738    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[19]_i_4_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.288 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.288    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[19]_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.402    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[23]_i_1_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.516 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.516    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[27]_i_1_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.630 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.639    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[31]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.976 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.976    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_3
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       1.465     2.644    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.632ns (78.720%)  route 0.171ns (21.280%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[21])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[21]
                         net (fo=2, routed)           0.169     0.692    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_84
    SLICE_X35Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_3/O
                         net (fo=1, routed)           0.000     0.737    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_3_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.803    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_1
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.810     1.176    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[38]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.632ns (78.720%)  route 0.171ns (21.280%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[25])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[25]
                         net (fo=2, routed)           0.169     0.692    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_80
    SLICE_X35Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[43]_i_3/O
                         net (fo=1, routed)           0.000     0.737    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[43]_i_3_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.803 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.803    MLZedboard_i/inference_0/inst/p_0_in__0[2]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.812     1.178    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[42]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.631ns (78.400%)  route 0.174ns (21.600%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[20])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[20]
                         net (fo=2, routed)           0.172     0.695    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_85
    SLICE_X35Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_4/O
                         net (fo=1, routed)           0.000     0.740    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.805 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.805    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_2
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.810     1.176    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[37]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.631ns (78.400%)  route 0.174ns (21.600%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[24])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[24]
                         net (fo=2, routed)           0.172     0.695    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_81
    SLICE_X35Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.740 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[43]_i_4/O
                         net (fo=1, routed)           0.000     0.740    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[43]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.805 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.805    MLZedboard_i/inference_0/inst/p_0_in__0[1]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.812     1.178    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[41]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.665ns (79.560%)  route 0.171ns (20.440%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[21])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[21]
                         net (fo=2, routed)           0.169     0.692    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_84
    SLICE_X35Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_3/O
                         net (fo=1, routed)           0.000     0.737    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_3_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.836 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.836    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_0
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.810     1.176    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[39]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.665ns (79.560%)  route 0.171ns (20.440%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[25])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[25]
                         net (fo=2, routed)           0.169     0.692    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_80
    SLICE_X35Y77         LUT2 (Prop_lut2_I0_O)        0.045     0.737 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[43]_i_3/O
                         net (fo=1, routed)           0.000     0.737    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[43]_i_3_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.836 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.836    MLZedboard_i/inference_0/inst/p_0_in__0[3]
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.812     1.178    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y77         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[43]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.645ns (73.517%)  route 0.232ns (26.483%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[27])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[27]
                         net (fo=2, routed)           0.230     0.753    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_78
    SLICE_X35Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.877 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.877    MLZedboard_i/inference_0/inst/p_0_in__0[5]
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.813     1.179    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y78         FDRE                                         r  MLZedboard_i/inference_0/inst/tmp_14_reg_17233_reg[5]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.645ns (73.233%)  route 0.236ns (26.767%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[15])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[15]
                         net (fo=2, routed)           0.234     0.757    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_90
    SLICE_X35Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.881 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_6
    SLICE_X35Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.809     1.175    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[33]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.636ns (70.844%)  route 0.262ns (29.156%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[15])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[15]
                         net (fo=2, routed)           0.260     0.783    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_90
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[35]_i_5/O
                         net (fo=1, routed)           0.000     0.828    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[35]_i_5_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.898 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.898    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_7
    SLICE_X35Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.809     1.175    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y75         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[32]/C

Slack:                    inf
  Source:                 MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                            (internal pin)
  Destination:            MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.636ns (70.844%)  route 0.262ns (29.156%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__1_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[19])
                                                      0.521     0.523 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2/P[19]
                         net (fo=2, routed)           0.260     0.783    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/dout__2_n_86
    SLICE_X35Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.828 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_5/O
                         net (fo=1, routed)           0.000     0.828    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222[39]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.898 r  MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807/mul_ln1513_reg_17222_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.898    MLZedboard_i/inference_0/inst/mul_32s_34ns_65_1_1_U807_n_3
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MLZedboard_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    MLZedboard_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  MLZedboard_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14885, routed)       0.810     1.176    MLZedboard_i/inference_0/inst/ap_clk
    SLICE_X35Y76         FDRE                                         r  MLZedboard_i/inference_0/inst/mul_ln1513_reg_17222_reg[36]/C





