# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/gameplay/practice.do
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:22 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# 
# Top level modules:
# 	scoring
# End time: 01:58:23 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:23 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 01:58:23 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim scoring 
# Start time: 01:58:23 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:08 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# 
# Top level modules:
# 	scoring
# End time: 02:00:09 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:00:09 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 02:00:09 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:00:11 on Nov 27,2018, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim scoring 
# Start time: 02:00:12 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:25 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# 
# Top level modules:
# 	scoring
# End time: 02:06:25 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:06:25 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 02:06:26 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:06:30 on Nov 27,2018, Elapsed time: 0:06:18
# Errors: 0, Warnings: 0
# vsim scoring 
# Start time: 02:06:30 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:58 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# ** Warning: scoring.v(20): (vlog-2182) 'multiplier' might be read before written in always_comb or always @* block.
# ** Warning: scoring.v(36): (vlog-2182) 'score' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	scoring
# End time: 02:41:59 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:41:59 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 02:41:59 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:42:02 on Nov 27,2018, Elapsed time: 0:35:32
# Errors: 0, Warnings: 2
# vsim scoring 
# Start time: 02:42:02 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
# ** Error (suppressible): (vsim-4008) Object 'KEY' not found.
# Error in macro ./practice.do line 15
# ** Error (suppressible): (vsim-4008) Object 'KEY' not found.
# 
#     while executing
# "force {KEY} 1111"
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:37 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# ** Warning: scoring.v(20): (vlog-2182) 'multiplier' might be read before written in always_comb or always @* block.
# ** Warning: scoring.v(36): (vlog-2182) 'score' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	scoring
# End time: 02:43:38 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:38 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 02:43:38 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:43:40 on Nov 27,2018, Elapsed time: 0:01:38
# Errors: 2, Warnings: 2
# vsim scoring 
# Start time: 02:43:40 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
# ** Error (suppressible): (vsim-4008) Object 'KEY' not found.
# Error in macro ./practice.do line 15
# ** Error (suppressible): (vsim-4008) Object 'KEY' not found.
# 
#     while executing
# "force {KEY} 1111"
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:21 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# ** Warning: scoring.v(20): (vlog-2182) 'multiplier' might be read before written in always_comb or always @* block.
# ** Warning: scoring.v(36): (vlog-2182) 'score' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	scoring
# End time: 02:46:22 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:46:22 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 02:46:23 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:46:27 on Nov 27,2018, Elapsed time: 0:02:47
# Errors: 2, Warnings: 2
# vsim scoring 
# Start time: 02:46:27 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
# ** Error (suppressible): (vsim-4008) Object 'KEY' not found.
# Error in macro ./practice.do line 15
# ** Error (suppressible): (vsim-4008) Object 'KEY' not found.
# 
#     while executing
# "force {KEY} 1111"
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:33 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# 
# Top level modules:
# 	scoring
# End time: 02:48:33 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:33 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 02:48:34 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:48:38 on Nov 27,2018, Elapsed time: 0:02:11
# Errors: 2, Warnings: 0
# vsim scoring 
# Start time: 02:48:38 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:24 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# 
# Top level modules:
# 	scoring
# End time: 03:00:25 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:00:25 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 03:00:25 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:00:29 on Nov 27,2018, Elapsed time: 0:11:51
# Errors: 0, Warnings: 0
# vsim scoring 
# Start time: 03:00:29 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:01:04 on Nov 27,2018
# vlog -reportprogress 300 scoring.v 
# -- Compiling module scoring
# 
# Top level modules:
# 	scoring
# End time: 03:01:04 on Nov 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:01:04 on Nov 27,2018
# vlog -reportprogress 300 HEX_Display.v 
# -- Compiling module HEX_Display
# 
# Top level modules:
# 	HEX_Display
# End time: 03:01:05 on Nov 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:01:08 on Nov 27,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim scoring 
# Start time: 03:01:08 on Nov 27,2018
# Loading work.scoring
# Loading work.bcd_converter
# Loading work.HEX_Display
# End time: 04:43:24 on Nov 27,2018, Elapsed time: 1:42:16
# Errors: 0, Warnings: 0
