<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>2018-inseason: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">2018-inseason
   </div>
   <div id="projectbrief">The Greybots&#39; 2018 Power Up code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>nFPGA</b></li><li class="navelem"><b>nFRC_2018_18_0_8</b></li><li class="navelem"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">tDMA</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nFPGA::nFRC_2018_18_0_8::tDMA Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>, including all inherited members.</p>
<table class="directory">
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>create</b>(tRioStatusCode *status) (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>getSystemInterface</b>()=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kNumExternalTriggersElements</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>kNumExternalTriggersRegisters</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>kNumSystems</b> enum value (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_Accumulator0</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_Accumulator1</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_AI0_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_AI0_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_AI1_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_AI1_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_AIAveraged0_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_AIAveraged0_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_AIAveraged1_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_AIAveraged1_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_AnalogTriggers</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_Counters_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_Counters_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_CounterTimers_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_CounterTimers_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_DI</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_Encoders_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_Encoders_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_Enable_EncoderTimers_High</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Enable_EncoderTimers_Low</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readConfig_ExternalClock</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readConfig_Pause</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readExternalTriggers</b>(unsigned char reg_index, unsigned char bitfield_index, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readExternalTriggers_ExternalClockSource_AnalogTrigger</b>(unsigned char reg_index, unsigned char bitfield_index, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readExternalTriggers_ExternalClockSource_Channel</b>(unsigned char reg_index, unsigned char bitfield_index, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readExternalTriggers_ExternalClockSource_Module</b>(unsigned char reg_index, unsigned char bitfield_index, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readExternalTriggers_FallingEdge</b>(unsigned char reg_index, unsigned char bitfield_index, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>readExternalTriggers_RisingEdge</b>(unsigned char reg_index, unsigned char bitfield_index, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>readRate</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tConfig_IfaceConstants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tDMA</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tExternalTriggers_IfaceConstants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>tIfaceConstants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>tRate_IfaceConstants</b> enum name (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig</b>(tConfig value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_Accumulator0</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_Accumulator1</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_AI0_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_AI0_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_AI1_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_AI1_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_AIAveraged0_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_AIAveraged0_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_AIAveraged1_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_AIAveraged1_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_AnalogTriggers</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_Counters_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_Counters_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_CounterTimers_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_CounterTimers_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_DI</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_Encoders_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_Encoders_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_Enable_EncoderTimers_High</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Enable_EncoderTimers_Low</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeConfig_ExternalClock</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeConfig_Pause</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeExternalTriggers</b>(unsigned char reg_index, unsigned char bitfield_index, tExternalTriggers value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeExternalTriggers_ExternalClockSource_AnalogTrigger</b>(unsigned char reg_index, unsigned char bitfield_index, bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeExternalTriggers_ExternalClockSource_Channel</b>(unsigned char reg_index, unsigned char bitfield_index, unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeExternalTriggers_ExternalClockSource_Module</b>(unsigned char reg_index, unsigned char bitfield_index, unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeExternalTriggers_FallingEdge</b>(unsigned char reg_index, unsigned char bitfield_index, bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>writeExternalTriggers_RisingEdge</b>(unsigned char reg_index, unsigned char bitfield_index, bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0"><td class="entry"><b>writeRate</b>(unsigned int value, tRioStatusCode *status)=0 (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">pure virtual</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>~tDMA</b>() (defined in <a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a>)</td><td class="entry"><a class="el" href="classn_f_p_g_a_1_1n_f_r_c__2018__18__0__8_1_1t_d_m_a.html">nFPGA::nFRC_2018_18_0_8::tDMA</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
