<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=28&amp;t=8436" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2011-12-24T13:37:00-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=28&amp;t=8436</id>
<entry>
<author><name><![CDATA[FARID]]></name></author>
<updated>2011-12-24T13:37:00-07:00</updated>
<published>2011-12-24T13:37:00-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87922#p87922</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87922#p87922"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87922#p87922"><![CDATA[
Any other mistake on this :<br /><br /><img src="http://up1.iranblog.com/images/l64iqm35eykdfneoad.png" alt="Image" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4330">FARID</a> — Sat Dec 24, 2011 1:37 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2011-12-23T16:09:17-07:00</updated>
<published>2011-12-23T16:09:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87893#p87893</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87893#p87893"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87893#p87893"><![CDATA[
Yes you can omit the '157 assuming the menu does not test its functionality. You should also probably use a '74 instead of '174 since it's a more common part.<br /><br />WRAM /CE is used because the register is triggered on the rising edge, which corresponds to the end of the Phi2 memory-access cycle where data is driven on the bus. Basically the CLK signal stays in the high state, then on access is strobed low briefly while WRAM is being accessed. If you were to use positive CE you would clock the register immediately through the asynchronous address decoding during Phi1 and the data will not be valid.<br /><br />Pushing reset doesn't drive the line low, pushing reset causes Phi2 to go into high impedance so the capacitor doesn't receive any current and discharges through the resistor. Once the system starts again Phi2 sources current but since the capacitor is drained it must charge again. The time constant is selected so that after power is applied there is large enough delay before /RESET is brought high by the capacitor so that the registers are guaranteed to be reset (00). You could easily make a multicart for any mapper solely using a counter and reset circuit.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Fri Dec 23, 2011 4:09 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[FARID]]></name></author>
<updated>2011-12-23T11:45:04-07:00</updated>
<published>2011-12-23T11:45:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87889#p87889</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87889#p87889"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87889#p87889"><![CDATA[
Then why not just omit 157, I don't want to run any NROM game on this cartridge. So that it will be like this :<br /><br /><img src="http://up9.iranblog.com/images/q0ymfexltusbhxb8lx1.png" alt="Image" /><br /><br />This is my conclusion :<br />CLK must be always low, by selecting a game on the menu it writes A register 81(10@BB) or 41(01@BB) or C1 (11@BB) to 6000h~7FFFh so that WRAM /CE(?) raise from LOW to HIGH and triggers CLK, at this moment BB bits strike D0 and D1 with 01 or 10 or 11 and then Q0 and Q1 latch those signal at 01 or 10 or 11 and supply it to A18 and A17 of PRG and CHR so that MMC3 just see the 128KB + 128KB of PRG and CHR and then the selected game runs!<br /><br />By pushing the rest button the reset circuit sends a LOW signal to MR and causes Q0 and Q1 to be 00 so that first 128KB + 128KB of PRG and CHR can be seen by MMC3 and it returns to the menu selection screen.<br /><br />Is my conclusion right?<br /><br />Can someone explain what happens when the first power up and how the selection screen comes up?<br /><br />Are you sure about WRAM /CE?  It must be always low for CLK.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4330">FARID</a> — Fri Dec 23, 2011 11:45 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2011-12-23T02:24:41-07:00</updated>
<published>2011-12-23T02:24:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87870#p87870</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87870#p87870"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87870#p87870"><![CDATA[
You don't have the '157 wired correctly. The most significant bit used from the MMC3 is A16 (so only 1M/1M games are supported).<br /><br />BB bits go directly to A18:17 on PRG and CHR, not through the '157.<br /><br />PP bits select PRG A16:15 in NROM mode. In MMC3 mode PRG A16:15 come from the MMC3.<br /><br />The remaining two multiplexers are for PRG A14:13. In NROM mode they come from CPU A14:13, in MMC3 mode they come from the MMC3.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Fri Dec 23, 2011 2:24 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[FARID]]></name></author>
<updated>2011-12-22T23:40:52-07:00</updated>
<published>2011-12-22T23:40:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87868#p87868</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87868#p87868"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87868#p87868"><![CDATA[
Oh reset circuit?! This is so much familiar :<br /><br />I have this multicartridge also :<br /><br /><img src="http://up6.iranblog.com/images/qqbmmfr929p9ncx5g2nx.jpg" alt="Image" /><br /><br />I think (and hope) it is the same reset circuit.<br /><br />So here it is :<br /><br /><img src="http://up9.iranblog.com/images/empagwikpztvf3xjlrtn.png" alt="Image" /><br /><br />Is it necessary to set up P bits for NROM mode?! I feel that it is unnecessary.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4330">FARID</a> — Thu Dec 22, 2011 11:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2011-12-22T17:46:31-07:00</updated>
<published>2011-12-22T17:46:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87853#p87853</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87853#p87853"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87853#p87853"><![CDATA[
The reset circuit resets the '174.<br /><br />You probably use WRAM /CE for CLK since /WE shouldn't be decoded.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Thu Dec 22, 2011 5:46 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2011-12-22T17:27:29-07:00</updated>
<published>2011-12-22T17:27:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87850#p87850</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87850#p87850"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87850#p87850"><![CDATA[
To the best of my ability:<br />The resistor is 100 ohms (brown black brown gold)<br />The capacitor is probably more than 100pF and less than 10nF, but I can't see the numbers on it to tell you exactly what.<br />The diode is any standard small signal diode — 1n914, 1n4148, or similar.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Thu Dec 22, 2011 5:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[FARID]]></name></author>
<updated>2011-12-22T15:27:29-07:00</updated>
<published>2011-12-22T15:27:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87848#p87848</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87848#p87848"/>
<title type="html"><![CDATA[1993 Super HiK 4 in 1 Hardware Remake]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8436&amp;p=87848#p87848"><![CDATA[
Please help me to remake this cartridge :<br /><br /><img src="http://kevtris.org/mappers/bmc_fam/1993_Super_HiK_4in1_Front.jpg" alt="Image" /><br /><br />Needed parts :<br />AX5202p for MMC3<br />29F040 for PRG<br />29F040 for CHR<br />74LS174<br />74LS157<br />Resistor (?)<br />Capacitor (?)<br />Diode (?)<br /><br /><div class="quotetitle">Professor Kevin Horton wrote:</div><div class="quotecontent"><br />What Is It?<br /><br />Another MMC3-based multicart. Has 4 MMC3 games on it. <br />The Games:<br /><br />Master Fighter 3 (StreetFighter clone), Bubbce Bobbce 2 (Bubble Bobble 2), Gun-Nac, and Zen Ninja (Zen: The Intergalactic Ninja). <br /><br /><br />The Tech:<br /><br />Has a pirate MMC3 (marked "AX5202P" on the chip) and some misc. TTL logic to map in the game select register. <br /><br /><br />--------------------------------------------------------------------<br /><br /><br />This mapper has been assigned the number 49.  (that's 49 decimal)<br /><br />Cart is marked "1993 SUPER HIK 4 in 1".  The game lineup:<br /><br />Master Fighter III (Dunno, not the "usual" SF/MK clone)<br />Bubbce Bobbce II   (Bubble Bobble 2)<br />Gun-Nac<br />Zen Ninja          (Zen: The Intergalactic Ninja)<br /><br />---<br /><br />This is very similar to the 7 in 1 I RE'd awhile back.  It's made by the<br />same company, and the hardware is similar.  The games don't appear to have<br />hacked out copyrights or anything.  The menu code is at the end of the first<br />bank like usual.<br /><br />Hardware consists of 2 TTL chips (74HC174 and 74HC157) and a pirate<br />MMC3 in a 40 pin DIP package.<br /><br />---<br /><br />There is 512K of PRG ROM, and 512K of CHR ROM<br /><br />Standard MMC3 write addresses apply.  This cart is somewhat interesting since<br />it is set up to play NROM titles as well.  The menu shows 23 or so titles,<br />while only 4 appear when the game is run.<br /><br />---<br /><br />They used the WRAM output line to operate the 74174 on here which I thought<br />was somewhat clever.  Since they did this, you must enable WRAM on the MMC3<br />before you can write to the register.<br /><br />This register is accessed via writes to 06000h-07fffh.<br /><br />7  bit  0<br />---------<br />BBPP xxxS<br /><br /><br />The B bits select which 128K page to work with for PRG AND CHR.  The MMC3<br />can only "see" 128K of PRG and 128K of CHR at a time due to the way the<br />ROMs are wired.  These B bits select the 128K page.  bit 6 = LSB,<br />bit 7 = MSB.<br /><br />The S bit controls the cart's mode.  When set, the cart will be in MMC3<br />mode, and the MMC3 has full control of the 128K worth of PRG, and the<br />128K worth of CHR.<br /><br />When the S bit is cleared, however, the cart reverts to "NROM compatibility<br />mode".  The PRG ROM is "disconnected" from the MMC3 entirely, and the P bits<br />select which 32K PRG ROM bank will be used.  CHR addressing is NOT affected<br />by this, presumably since you can select desired bank via the MMC3.<br /><br />bit 5 is the MSB, and bit 4 is the LSB.<br /><br /><br />---<br /><br />How to work it good:<br /><br />When first powered up, the bank select register is cleared to 00h.  This<br />selects the first 32K of PRG data, and the first 128K of CHR data.<br />There is a piece of bootstrap code which is loaded into 0400h and run.<br />It enables WRAM on the MMC3, and sets the bank select register to point<br />to the bank with the menu.<br /></div><br /><br /><a href="http://kevtris.org/mappers/bmc_fam/BTL_4in1A.html" class="postlink">Link to source page</a><br /><br />I get it this far :<br /><br /><img src="http://up3.iranblog.com/images/35jhojpcexgyv4uojg2y.png" alt="Image" /><br /><br /><img src="http://up3.iranblog.com/images/iliqm1362uv98sox8ol.png" alt="Image" /><br /><br /><img src="http://up3.iranblog.com/images/i671csx5nqciqh72dya2.png" alt="Image" /><br /><br />Which pin of WRAM (MMC3) should I use for CLK :<br />WRAM /CE<br />WRAM CE<br />WRAM /WE<br /><br />What are the other components and their specifications? And how can I use them? I guess I have to put them between WRAM line and CLK.<br />Resistor<br />Capacitor<br />Diode<br /><br /><img src="http://kevtris.org/mappers/bmc_fam/1993_Super_HiK_4in1.jpg" alt="Image" /><br /><br />Dump name is Super HIK 4-in-1 [p1][!].nes :<br />File:         Super HIK 4-in-1 [p1][!].nes<br />Soft-patched: No<br />CRC:          BD25BDC0<br />SHA-1:        C33C72C0FFE6D1F00739009E460C500A50404567<br />System:       Famicom<br />Board:        BMC SUPERHIK 4-IN-1, Mapper 49<br />PRG-ROM:      512k<br />CHR-ROM:      512k<br />Battery:      No<br />Dump:         Unknown<br /><br /><a href="http://up7.iranblog.com/images/yicbbufquupgjsfsqz3.zip" class="postlink">Mapper 49 Info</a><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4330">FARID</a> — Thu Dec 22, 2011 3:27 pm</p><hr />
]]></content>
</entry>
</feed>