{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 04 19:55:50 2021 " "Info: Processing started: Thu Mar 04 19:55:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_s_alu -c exp_s_alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_s_alu -c exp_s_alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[3\] c\[7\] 21.454 ns Longest " "Info: Longest tpd from source pin \"a\[3\]\" to destination pin \"c\[7\]\" is 21.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns a\[3\] 1 PIN PIN_26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 7; PIN Node = 'a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.374 ns) + CELL(0.596 ns) 8.925 ns Add2~7 2 COMB LCCOMB_X27_Y4_N18 2 " "Info: 2: + IC(7.374 ns) + CELL(0.596 ns) = 8.925 ns; Loc. = LCCOMB_X27_Y4_N18; Fanout = 2; COMB Node = 'Add2~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { a[3] Add2~7 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.431 ns Add2~8 3 COMB LCCOMB_X27_Y4_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 9.431 ns; Loc. = LCCOMB_X27_Y4_N20; Fanout = 3; COMB Node = 'Add2~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~7 Add2~8 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.621 ns) 11.088 ns Add3~13 4 COMB LCCOMB_X26_Y4_N22 2 " "Info: 4: + IC(1.036 ns) + CELL(0.621 ns) = 11.088 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 2; COMB Node = 'Add3~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { Add2~8 Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.174 ns Add3~16 5 COMB LCCOMB_X26_Y4_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.174 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 2; COMB Node = 'Add3~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add3~13 Add3~16 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.680 ns Add3~18 6 COMB LCCOMB_X26_Y4_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 11.680 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add3~16 Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.623 ns) 13.780 ns Add3~20 7 COMB LCCOMB_X26_Y6_N4 2 " "Info: 7: + IC(1.477 ns) + CELL(0.623 ns) = 13.780 ns; Loc. = LCCOMB_X26_Y6_N4; Fanout = 2; COMB Node = 'Add3~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { Add3~18 Add3~20 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.596 ns) 14.744 ns Add1~23 8 COMB LCCOMB_X26_Y6_N28 1 " "Info: 8: + IC(0.368 ns) + CELL(0.596 ns) = 14.744 ns; Loc. = LCCOMB_X26_Y6_N28; Fanout = 1; COMB Node = 'Add1~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { Add3~20 Add1~23 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.250 ns Add1~25 9 COMB LCCOMB_X26_Y6_N30 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 15.250 ns; Loc. = LCCOMB_X26_Y6_N30; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.206 ns) 16.883 ns c\[7\]~188 10 COMB LCCOMB_X26_Y4_N6 1 " "Info: 10: + IC(1.427 ns) + CELL(0.206 ns) = 16.883 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 1; COMB Node = 'c\[7\]~188'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { Add1~25 c[7]~188 } "NODE_NAME" } } { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(3.236 ns) 21.454 ns c\[7\] 11 PIN PIN_64 0 " "Info: 11: + IC(1.335 ns) + CELL(3.236 ns) = 21.454 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'c\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.571 ns" { c[7]~188 c[7] } "NODE_NAME" } } { "exp_s_alu.vhd" "" { Text "D:/Documents/计算机系统原理实验/exp_s_alu/exp_s_alu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.437 ns ( 39.33 % ) " "Info: Total cell delay = 8.437 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.017 ns ( 60.67 % ) " "Info: Total interconnect delay = 13.017 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.454 ns" { a[3] Add2~7 Add2~8 Add3~13 Add3~16 Add3~18 Add3~20 Add1~23 Add1~25 c[7]~188 c[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.454 ns" { a[3] {} a[3]~combout {} Add2~7 {} Add2~8 {} Add3~13 {} Add3~16 {} Add3~18 {} Add3~20 {} Add1~23 {} Add1~25 {} c[7]~188 {} c[7] {} } { 0.000ns 0.000ns 7.374ns 0.000ns 1.036ns 0.000ns 0.000ns 1.477ns 0.368ns 0.000ns 1.427ns 1.335ns } { 0.000ns 0.955ns 0.596ns 0.506ns 0.621ns 0.086ns 0.506ns 0.623ns 0.596ns 0.506ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 04 19:55:50 2021 " "Info: Processing ended: Thu Mar 04 19:55:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
