NDSummary.OnToolTipsLoaded("File18:uvm_reg_access_seq.svh",{317:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">This section defines sequences that test DUT register access via the available frontdoor and backdoor paths defined in the provided register model.</div></div>",318:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype318\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_single_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a register by writing through its default address map then reading it via the backdoor, then reversing the process, making sure that the resulting value matches the mirrored value.</div></div>",320:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype320\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg rg</div></div><div class=\"TTSummary\">The register to be tested</div></div>",321:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype321\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all registers in a block by executing the uvm_reg_single_access_seq sequence on every register within it.</div></div>",323:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",324:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype324\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_reg_single_access_seq reg_seq</div></div><div class=\"TTSummary\">The sequence used to test one register</div></div>",325:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype325\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all registers and memories in a block by executing the uvm_reg_access_seq and uvm_mem_access_seq sequence respectively on every register and memory within it.</div></div>"});