$date
	Fri Mar 15 09:55:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb $end
$var reg 1 ! A $end
$upscope $end
$scope module tb $end
$var reg 1 " B $end
$upscope $end
$scope module tb $end
$var reg 1 # Cin $end
$upscope $end
$scope module tb $end
$var wire 1 $ Cout $end
$upscope $end
$scope module tb $end
$var wire 1 % S $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1%
1"
#10000
0"
1!
#15000
0%
1$
1"
#20000
0$
1%
1#
0"
0!
#25000
1$
0%
1"
#30000
0"
1!
#35000
1%
1"
