// Seed: 4122317125
macromodule module_0;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4
);
  module_0();
  uwire id_6;
  assign id_6 = id_0;
  integer id_7 (id_2);
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2
    , id_35,
    output supply0 id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    output wor id_12,
    input supply0 id_13,
    input wand id_14,
    output wand id_15,
    input tri0 id_16,
    output tri0 id_17,
    output tri id_18,
    output tri id_19,
    input wor id_20,
    input uwire id_21,
    output wor id_22,
    input uwire id_23,
    input uwire id_24,
    output tri id_25,
    input supply1 id_26,
    input tri id_27,
    input tri1 id_28,
    input tri id_29,
    output wire id_30,
    input tri1 id_31,
    output uwire id_32,
    input tri0 id_33
);
  tri1 id_36 = 1, id_37;
  module_0();
endmodule
