<stg><name>linear_forward_no_mu</name>


<trans_list>

<trans id="642" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="2" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="121" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:0  %w_scale_V_read = call i28 @_ssdm_op_Read.ap_auto.i28(i28 %w_scale_V)

]]></Node>
<StgValue><ssdm name="w_scale_V_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:1  %scales_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %scales_0_V_read)

]]></Node>
<StgValue><ssdm name="scales_0_V_read_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="59" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:2  %zext_ln153 = zext i28 %w_scale_V_read to i59

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:4  %input_0_V_addr = getelementptr [16 x i8]* %input_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:5  %input_0_V_addr_18 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_18"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:6  %input_0_V_addr_19 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_19"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:7  %input_0_V_addr_20 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_0_V_addr_20"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:8  %input_0_V_addr_21 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_0_V_addr_21"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:9  %input_0_V_addr_22 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_0_V_addr_22"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:10  %input_0_V_addr_23 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_0_V_addr_23"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:11  %input_0_V_addr_24 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_0_V_addr_24"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:12  %input_0_V_addr_25 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_0_V_addr_25"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:13  %input_0_V_addr_26 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_0_V_addr_26"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:14  %input_0_V_addr_27 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_0_V_addr_27"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:15  %input_0_V_addr_28 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_0_V_addr_28"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:16  %input_0_V_addr_29 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_0_V_addr_29"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:17  %input_0_V_addr_30 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_0_V_addr_30"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:18  %input_0_V_addr_31 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_0_V_addr_31"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:19  %input_0_V_addr_32 = getelementptr [16 x i8]* %input_0_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_0_V_addr_32"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="59" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:20  %sext_ln1118 = sext i32 %scales_0_V_read_1 to i59

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:21  %mul_ln1118 = mul i59 %zext_ln153, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="76" op_0_bw="59">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:22  %sext_ln1148 = sext i59 %mul_ln1118 to i76

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:23  br label %0

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0_0 = phi i5 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln154, %LINEAR_FORWARD_NO_MUL_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln154 = icmp eq i5 %j_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln154 = add i5 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln154, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:3  %zext_ln156 = zext i5 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:5  %packed_weights_0_V_s = getelementptr [16 x i8]* %packed_weights_0_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="packed_weights_0_V_s"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:6  %packed_weights_0_V_1 = load i8* %packed_weights_0_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_V_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.0:0  %packed_weights_1_V_s = getelementptr [16 x i8]* %packed_weights_1_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="packed_weights_1_V_s"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="4">
<![CDATA[
.critedge.0.0:1  %packed_weights_1_V_1 = load i8* %packed_weights_1_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_V_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.1:0  %packed_weights_2_V_s = getelementptr [16 x i8]* %packed_weights_2_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="packed_weights_2_V_s"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="4">
<![CDATA[
.critedge.0.1:1  %packed_weights_2_V_1 = load i8* %packed_weights_2_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 17, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln155"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:4  %output_0_V_addr = getelementptr [16 x i32]* %output_0_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:6  %packed_weights_0_V_1 = load i8* %packed_weights_0_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_V_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:7  %trunc_ln1503 = trunc i8 %packed_weights_0_V_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1503"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:8  %icmp_ln879 = icmp eq i2 %trunc_ln1503, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_begin:9  br i1 %icmp_ln879, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0, label %1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_1 = icmp eq i2 %trunc_ln1503, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_1, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0, label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:0  %input_0_V_load_2 = load i8* %input_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:1  %output_0_V_load_1 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.0.0:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:0  %input_0_V_load = load i8* %input_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:1  %output_0_V_load = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.1:0  %trunc_ln1503_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_V_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.1:1  %icmp_ln879_2 = icmp eq i2 %trunc_ln1503_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.1:2  br i1 %icmp_ln879_2, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1, label %2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_3 = icmp eq i2 %trunc_ln1503_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_3, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1, label %._crit_edge.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:0  %input_0_V_load_4 = load i8* %input_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.0.1:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:0  %input_0_V_load_3 = load i8* %input_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.2:0  %trunc_ln1503_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_V_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_3"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.2:1  %icmp_ln879_4 = icmp eq i2 %trunc_ln1503_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.2:2  br i1 %icmp_ln879_4, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2, label %3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_5 = icmp eq i2 %trunc_ln1503_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_5, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2, label %._crit_edge.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.0.2:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.3:0  %trunc_ln1503_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_V_1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.3:1  %icmp_ln879_6 = icmp eq i2 %trunc_ln1503_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.3:2  br i1 %icmp_ln879_6, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3, label %4

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_7 = icmp eq i2 %trunc_ln1503_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_7, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3, label %._crit_edge.0.0.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.0.3:0  br label %.critedge.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="4">
<![CDATA[
.critedge.0.0:1  %packed_weights_1_V_1 = load i8* %packed_weights_1_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_V_1"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="8">
<![CDATA[
.critedge.0.0:2  %trunc_ln1503_4 = trunc i8 %packed_weights_1_V_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1503_4"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.0:3  %icmp_ln879_8 = icmp eq i2 %trunc_ln1503_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.0:4  br i1 %icmp_ln879_8, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0, label %5

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_9 = icmp eq i2 %trunc_ln1503_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_9, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0, label %._crit_edge.0.1.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.1.0:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.1:0  %trunc_ln1503_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_V_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_6"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.1:1  %icmp_ln879_10 = icmp eq i2 %trunc_ln1503_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_10"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.1:2  br i1 %icmp_ln879_10, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1, label %6

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_11 = icmp eq i2 %trunc_ln1503_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_11"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_11, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1, label %._crit_edge.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.1.1:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.2:0  %trunc_ln1503_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_V_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_7"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.2:1  %icmp_ln879_12 = icmp eq i2 %trunc_ln1503_7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_12"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.2:2  br i1 %icmp_ln879_12, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2, label %7

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_13 = icmp eq i2 %trunc_ln1503_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_13"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_13, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2, label %._crit_edge.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.1.2:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.3:0  %trunc_ln1503_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_V_1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_5"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.3:1  %icmp_ln879_14 = icmp eq i2 %trunc_ln1503_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_14"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.3:2  br i1 %icmp_ln879_14, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3, label %8

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_15 = icmp eq i2 %trunc_ln1503_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_15"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_15, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3, label %._crit_edge.0.1.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.1.3:0  br label %.critedge.0.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="4">
<![CDATA[
.critedge.0.1:1  %packed_weights_2_V_1 = load i8* %packed_weights_2_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_V_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="8">
<![CDATA[
.critedge.0.1:2  %trunc_ln1503_9 = trunc i8 %packed_weights_2_V_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1503_9"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.1:3  %icmp_ln879_16 = icmp eq i2 %trunc_ln1503_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_16"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.1:4  br i1 %icmp_ln879_16, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0, label %9

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_17 = icmp eq i2 %trunc_ln1503_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_17"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_17, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0, label %._crit_edge.0.2.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.2.0:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.1:0  %trunc_ln1503_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_V_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_s"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.1:1  %icmp_ln879_18 = icmp eq i2 %trunc_ln1503_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_18"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.1:2  br i1 %icmp_ln879_18, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1, label %10

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_19 = icmp eq i2 %trunc_ln1503_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_19"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_19, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1, label %._crit_edge.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.2.1:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.2:0  %trunc_ln1503_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_V_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_10"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.2:1  %icmp_ln879_20 = icmp eq i2 %trunc_ln1503_10, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_20"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.2:2  br i1 %icmp_ln879_20, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2, label %11

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_21 = icmp eq i2 %trunc_ln1503_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_21"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_21, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2, label %._crit_edge.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.2.2:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.3:0  %trunc_ln1503_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_V_1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_8"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.3:1  %icmp_ln879_22 = icmp eq i2 %trunc_ln1503_8, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_22"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.3:2  br i1 %icmp_ln879_22, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3, label %12

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_23 = icmp eq i2 %trunc_ln1503_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_23"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_23, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3, label %._crit_edge.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.2.3:0  br label %.critedge.0.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="244" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:0  %input_0_V_load_2 = load i8* %input_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:1  %output_0_V_load_1 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_1"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:2  %shl_ln1 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_2, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:3  %sext_ln1193 = sext i30 %shl_ln1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:4  %sub_ln703 = sub i32 %output_0_V_load_1, %sext_ln1193

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:5  store i32 %sub_ln703, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.0:6  br label %._crit_edge.0.0.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:0  %input_0_V_load = load i8* %input_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:1  %output_0_V_load = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:2  %shl_ln = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:3  %sext_ln703 = sext i30 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:4  %add_ln703 = add i32 %sext_ln703, %output_0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:5  store i32 %add_ln703, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.0:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:0  %input_0_V_load_4 = load i8* %input_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:0  %input_0_V_load_3 = load i8* %input_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:0  %input_0_V_load_6 = load i8* %input_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:0  %input_0_V_load_5 = load i8* %input_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:0  %input_0_V_load_8 = load i8* %input_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:0  %input_0_V_load_7 = load i8* %input_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="264" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:1  %output_0_V_load_3 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_3"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:1  %output_0_V_load_2 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:0  %input_0_V_load_6 = load i8* %input_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:0  %input_0_V_load_5 = load i8* %input_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:0  %input_0_V_load_8 = load i8* %input_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:0  %input_0_V_load_7 = load i8* %input_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:0  %input_0_V_load_10 = load i8* %input_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_10"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:0  %input_0_V_load_9 = load i8* %input_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_9"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:0  %input_0_V_load_12 = load i8* %input_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_12"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:0  %input_0_V_load_11 = load i8* %input_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="274" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:1  %output_0_V_load_3 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_3"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:2  %shl_ln1193_1 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_4, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_1"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:3  %sext_ln1193_1 = sext i30 %shl_ln1193_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:4  %sub_ln703_1 = sub i32 %output_0_V_load_3, %sext_ln1193_1

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:5  store i32 %sub_ln703_1, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.1:6  br label %._crit_edge.0.0.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:1  %output_0_V_load_2 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_2"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:2  %shl_ln703_1 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_3, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:3  %sext_ln703_1 = sext i30 %shl_ln703_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:4  %add_ln703_1 = add i32 %sext_ln703_1, %output_0_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:5  store i32 %add_ln703_1, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.1:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:0  %input_0_V_load_10 = load i8* %input_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_10"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:0  %input_0_V_load_9 = load i8* %input_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_9"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:0  %input_0_V_load_12 = load i8* %input_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_12"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:0  %input_0_V_load_11 = load i8* %input_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_11"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:0  %input_0_V_load_14 = load i8* %input_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_14"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:0  %input_0_V_load_13 = load i8* %input_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_13"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:0  %input_0_V_load_16 = load i8* %input_0_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_16"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:0  %input_0_V_load_15 = load i8* %input_0_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="294" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:1  %output_0_V_load_5 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_5"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:1  %output_0_V_load_4 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_4"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:0  %input_0_V_load_14 = load i8* %input_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_14"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:0  %input_0_V_load_13 = load i8* %input_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_13"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:0  %input_0_V_load_16 = load i8* %input_0_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_16"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:0  %input_0_V_load_15 = load i8* %input_0_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_15"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:0  %input_0_V_load_18 = load i8* %input_0_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_18"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:0  %input_0_V_load_17 = load i8* %input_0_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_17"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:0  %input_0_V_load_20 = load i8* %input_0_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_20"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:0  %input_0_V_load_19 = load i8* %input_0_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:1  %output_0_V_load_5 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_5"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:2  %shl_ln1193_2 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_6, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_2"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:3  %sext_ln1193_2 = sext i30 %shl_ln1193_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_2"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:4  %sub_ln703_2 = sub i32 %output_0_V_load_5, %sext_ln1193_2

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:5  store i32 %sub_ln703_2, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.2:6  br label %._crit_edge.0.0.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:1  %output_0_V_load_4 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_4"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:2  %shl_ln703_2 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_5, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:3  %sext_ln703_2 = sext i30 %shl_ln703_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:4  %add_ln703_2 = add i32 %sext_ln703_2, %output_0_V_load_4

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:5  store i32 %add_ln703_2, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.2:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.0.3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:0  %input_0_V_load_18 = load i8* %input_0_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_18"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:0  %input_0_V_load_17 = load i8* %input_0_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_17"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:0  %input_0_V_load_20 = load i8* %input_0_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_20"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:0  %input_0_V_load_19 = load i8* %input_0_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_19"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:0  %input_0_V_load_22 = load i8* %input_0_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_22"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:0  %input_0_V_load_21 = load i8* %input_0_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="322" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:1  %output_0_V_load_7 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_7"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:1  %output_0_V_load_6 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_6"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:0  %input_0_V_load_22 = load i8* %input_0_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_22"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:0  %input_0_V_load_21 = load i8* %input_0_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="326" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:1  %output_0_V_load_7 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_7"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:2  %shl_ln1193_3 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_8, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_3"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:3  %sext_ln1193_3 = sext i30 %shl_ln1193_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_3"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:4  %sub_ln703_3 = sub i32 %output_0_V_load_7, %sext_ln1193_3

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:5  store i32 %sub_ln703_3, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.0.3:6  br label %._crit_edge.0.0.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:1  %output_0_V_load_6 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_6"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:2  %shl_ln703_3 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_7, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:3  %sext_ln703_3 = sext i30 %shl_ln703_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:4  %add_ln703_3 = add i32 %sext_ln703_3, %output_0_V_load_6

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:5  store i32 %add_ln703_3, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.0.3:6  br label %.critedge.0.0

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="338" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:1  %output_0_V_load_9 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_9"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:1  %output_0_V_load_8 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="340" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:1  %output_0_V_load_9 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_9"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:2  %shl_ln1193_4 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_10, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_4"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:3  %sext_ln1193_4 = sext i30 %shl_ln1193_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_4"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:4  %sub_ln703_4 = sub i32 %output_0_V_load_9, %sext_ln1193_4

]]></Node>
<StgValue><ssdm name="sub_ln703_4"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:5  store i32 %sub_ln703_4, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="0"/>
<literal name="icmp_ln879_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.0:6  br label %._crit_edge.0.1.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:1  %output_0_V_load_8 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_8"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:2  %shl_ln703_4 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_9, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:3  %sext_ln703_4 = sext i30 %shl_ln703_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:4  %add_ln703_4 = add i32 %sext_ln703_4, %output_0_V_load_8

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:5  store i32 %add_ln703_4, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.0:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="352" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:1  %output_0_V_load_11 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_11"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:1  %output_0_V_load_10 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="354" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:1  %output_0_V_load_11 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_11"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:2  %shl_ln1193_5 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_12, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_5"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:3  %sext_ln1193_5 = sext i30 %shl_ln1193_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_5"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:4  %sub_ln703_5 = sub i32 %output_0_V_load_11, %sext_ln1193_5

]]></Node>
<StgValue><ssdm name="sub_ln703_5"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:5  store i32 %sub_ln703_5, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="0"/>
<literal name="icmp_ln879_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.1:6  br label %._crit_edge.0.1.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:1  %output_0_V_load_10 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_10"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:2  %shl_ln703_5 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_11, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_5"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:3  %sext_ln703_5 = sext i30 %shl_ln703_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:4  %add_ln703_5 = add i32 %sext_ln703_5, %output_0_V_load_10

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:5  store i32 %add_ln703_5, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.1:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="366" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:1  %output_0_V_load_13 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_13"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:1  %output_0_V_load_12 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="368" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:1  %output_0_V_load_13 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_13"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:2  %shl_ln1193_6 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_14, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_6"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:3  %sext_ln1193_6 = sext i30 %shl_ln1193_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_6"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:4  %sub_ln703_6 = sub i32 %output_0_V_load_13, %sext_ln1193_6

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:5  store i32 %sub_ln703_6, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="0"/>
<literal name="icmp_ln879_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.2:6  br label %._crit_edge.0.1.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:1  %output_0_V_load_12 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_12"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:2  %shl_ln703_6 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_13, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_6"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:3  %sext_ln703_6 = sext i30 %shl_ln703_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:4  %add_ln703_6 = add i32 %sext_ln703_6, %output_0_V_load_12

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:5  store i32 %add_ln703_6, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.2:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.1.3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="380" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:1  %output_0_V_load_15 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_15"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:1  %output_0_V_load_14 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="382" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:1  %output_0_V_load_15 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_15"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:2  %shl_ln1193_7 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_16, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_7"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:3  %sext_ln1193_7 = sext i30 %shl_ln1193_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_7"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:4  %sub_ln703_7 = sub i32 %output_0_V_load_15, %sext_ln1193_7

]]></Node>
<StgValue><ssdm name="sub_ln703_7"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:5  store i32 %sub_ln703_7, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="0"/>
<literal name="icmp_ln879_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.1.3:6  br label %._crit_edge.0.1.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:1  %output_0_V_load_14 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_14"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:2  %shl_ln703_7 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_15, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_7"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:3  %sext_ln703_7 = sext i30 %shl_ln703_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:4  %add_ln703_7 = add i32 %sext_ln703_7, %output_0_V_load_14

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:5  store i32 %add_ln703_7, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln879_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.1.3:6  br label %.critedge.0.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="394" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:1  %output_0_V_load_17 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_17"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:1  %output_0_V_load_16 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_16"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.2:0  %packed_weights_3_V_s = getelementptr [16 x i8]* %packed_weights_3_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="packed_weights_3_V_s"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="4">
<![CDATA[
.critedge.0.2:1  %packed_weights_3_V_1 = load i8* %packed_weights_3_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_V_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="398" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:1  %output_0_V_load_17 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_17"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:2  %shl_ln1193_8 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_18, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_8"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:3  %sext_ln1193_8 = sext i30 %shl_ln1193_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_8"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:4  %sub_ln703_8 = sub i32 %output_0_V_load_17, %sext_ln1193_8

]]></Node>
<StgValue><ssdm name="sub_ln703_8"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:5  store i32 %sub_ln703_8, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="0"/>
<literal name="icmp_ln879_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.0:6  br label %._crit_edge.0.2.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:1  %output_0_V_load_16 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_16"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:2  %shl_ln703_8 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_17, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_8"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:3  %sext_ln703_8 = sext i30 %shl_ln703_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:4  %add_ln703_8 = add i32 %sext_ln703_8, %output_0_V_load_16

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:5  store i32 %add_ln703_8, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.0:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="4">
<![CDATA[
.critedge.0.2:1  %packed_weights_3_V_1 = load i8* %packed_weights_3_V_s, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_V_1"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="8">
<![CDATA[
.critedge.0.2:2  %trunc_ln1503_12 = trunc i8 %packed_weights_3_V_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1503_12"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.2:3  %icmp_ln879_24 = icmp eq i2 %trunc_ln1503_12, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_24"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.2:4  br i1 %icmp_ln879_24, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0, label %13

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_25 = icmp eq i2 %trunc_ln1503_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_25"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_25, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0, label %._crit_edge.0.3.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.3.0:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.1:0  %trunc_ln1503_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_V_1, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_13"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.1:1  %icmp_ln879_26 = icmp eq i2 %trunc_ln1503_13, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_26"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.1:2  br i1 %icmp_ln879_26, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1, label %14

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_27 = icmp eq i2 %trunc_ln1503_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_27"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_27, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1, label %._crit_edge.0.3.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.3.1:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.2:0  %trunc_ln1503_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_V_1, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_14"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.2:1  %icmp_ln879_28 = icmp eq i2 %trunc_ln1503_14, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_28"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.2:2  br i1 %icmp_ln879_28, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2, label %15

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_29 = icmp eq i2 %trunc_ln1503_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_29"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_29, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2, label %._crit_edge.0.3.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.3.2:0  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.3:0  %trunc_ln1503_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_V_1, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln1503_11"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.3:1  %icmp_ln879_30 = icmp eq i2 %trunc_ln1503_11, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_30"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.3:2  br i1 %icmp_ln879_30, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3, label %16

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln879_31 = icmp eq i2 %trunc_ln1503_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879_31"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_31, label %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3, label %._crit_edge.0.3.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0.3.3:0  br label %LINEAR_FORWARD_NO_MUL_LOOP_2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="435" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:1  %output_0_V_load_19 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_19"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:1  %output_0_V_load_18 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_18"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="437" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:1  %output_0_V_load_19 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_19"/></StgValue>
</operation>

<operation id="438" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:2  %shl_ln1193_9 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_20, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_9"/></StgValue>
</operation>

<operation id="439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:3  %sext_ln1193_9 = sext i30 %shl_ln1193_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_9"/></StgValue>
</operation>

<operation id="440" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:4  %sub_ln703_9 = sub i32 %output_0_V_load_19, %sext_ln1193_9

]]></Node>
<StgValue><ssdm name="sub_ln703_9"/></StgValue>
</operation>

<operation id="441" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:5  store i32 %sub_ln703_9, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="442" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="0"/>
<literal name="icmp_ln879_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.1:6  br label %._crit_edge.0.2.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:1  %output_0_V_load_18 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_18"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:2  %shl_ln703_9 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_19, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_9"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:3  %sext_ln703_9 = sext i30 %shl_ln703_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:4  %add_ln703_9 = add i32 %sext_ln703_9, %output_0_V_load_18

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:5  store i32 %add_ln703_9, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.1:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="449" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:1  %output_0_V_load_21 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_21"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:1  %output_0_V_load_20 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="451" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:1  %output_0_V_load_21 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_21"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:2  %shl_ln1193_s = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_22, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_s"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:3  %sext_ln1193_10 = sext i30 %shl_ln1193_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_10"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:4  %sub_ln703_10 = sub i32 %output_0_V_load_21, %sext_ln1193_10

]]></Node>
<StgValue><ssdm name="sub_ln703_10"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:5  store i32 %sub_ln703_10, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="0"/>
<literal name="icmp_ln879_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.2:6  br label %._crit_edge.0.2.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:1  %output_0_V_load_20 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_20"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:2  %shl_ln703_s = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_21, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_s"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:3  %sext_ln703_10 = sext i30 %shl_ln703_s to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:4  %add_ln703_10 = add i32 %sext_ln703_10, %output_0_V_load_20

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:5  store i32 %add_ln703_10, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.2:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="463" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:0  %input_0_V_load_24 = load i8* %input_0_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_24"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:1  %output_0_V_load_23 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_23"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:0  %input_0_V_load_23 = load i8* %input_0_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_23"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:1  %output_0_V_load_22 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="467" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:0  %input_0_V_load_24 = load i8* %input_0_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_24"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:1  %output_0_V_load_23 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_23"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:2  %shl_ln1193_10 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_24, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_10"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:3  %sext_ln1193_11 = sext i30 %shl_ln1193_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_11"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:4  %sub_ln703_11 = sub i32 %output_0_V_load_23, %sext_ln1193_11

]]></Node>
<StgValue><ssdm name="sub_ln703_11"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:5  store i32 %sub_ln703_11, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="0"/>
<literal name="icmp_ln879_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.2.3:6  br label %._crit_edge.0.2.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:0  %input_0_V_load_23 = load i8* %input_0_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_23"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:1  %output_0_V_load_22 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_22"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:2  %shl_ln703_10 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_23, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_10"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:3  %sext_ln703_11 = sext i30 %shl_ln703_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:4  %add_ln703_11 = add i32 %sext_ln703_11, %output_0_V_load_22

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:5  store i32 %add_ln703_11, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.2.3:6  br label %.critedge.0.2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:0  %input_0_V_load_26 = load i8* %input_0_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_26"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:0  %input_0_V_load_25 = load i8* %input_0_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_25"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:0  %input_0_V_load_28 = load i8* %input_0_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_28"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:0  %input_0_V_load_27 = load i8* %input_0_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_27"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="485" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:0  %input_0_V_load_26 = load i8* %input_0_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_26"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:1  %output_0_V_load_25 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_25"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:0  %input_0_V_load_25 = load i8* %input_0_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_25"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:1  %output_0_V_load_24 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_24"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:0  %input_0_V_load_28 = load i8* %input_0_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_28"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:0  %input_0_V_load_27 = load i8* %input_0_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_27"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:0  %input_0_V_load_30 = load i8* %input_0_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_30"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:0  %input_0_V_load_29 = load i8* %input_0_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_29"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:0  %input_0_V_load_32 = load i8* %input_0_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_32"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:0  %input_0_V_load_31 = load i8* %input_0_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_31"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="495" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:1  %output_0_V_load_25 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_25"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:2  %shl_ln1193_11 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_26, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_11"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:3  %sext_ln1193_12 = sext i30 %shl_ln1193_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_12"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:4  %sub_ln703_12 = sub i32 %output_0_V_load_25, %sext_ln1193_12

]]></Node>
<StgValue><ssdm name="sub_ln703_12"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:5  store i32 %sub_ln703_12, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="0"/>
<literal name="icmp_ln879_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.0:6  br label %._crit_edge.0.3.0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:1  %output_0_V_load_24 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_24"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:2  %shl_ln703_11 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_25, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_11"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:3  %sext_ln703_12 = sext i30 %shl_ln703_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:4  %add_ln703_12 = add i32 %sext_ln703_12, %output_0_V_load_24

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:5  store i32 %add_ln703_12, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.0:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:0  %input_0_V_load_30 = load i8* %input_0_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_30"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:0  %input_0_V_load_29 = load i8* %input_0_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_29"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:0  %input_0_V_load_32 = load i8* %input_0_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_32"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:0  %input_0_V_load_31 = load i8* %input_0_V_addr_32, align 1

]]></Node>
<StgValue><ssdm name="input_0_V_load_31"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="511" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:1  %output_0_V_load_27 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_27"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:1  %output_0_V_load_26 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_26"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="513" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:1  %output_0_V_load_27 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_27"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:2  %shl_ln1193_12 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_28, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_12"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:3  %sext_ln1193_13 = sext i30 %shl_ln1193_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_13"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:4  %sub_ln703_13 = sub i32 %output_0_V_load_27, %sext_ln1193_13

]]></Node>
<StgValue><ssdm name="sub_ln703_13"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:5  store i32 %sub_ln703_13, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="0"/>
<literal name="icmp_ln879_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.1:6  br label %._crit_edge.0.3.1

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:1  %output_0_V_load_26 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_26"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:2  %shl_ln703_12 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_27, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_12"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:3  %sext_ln703_13 = sext i30 %shl_ln703_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:4  %add_ln703_13 = add i32 %sext_ln703_13, %output_0_V_load_26

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:5  store i32 %add_ln703_13, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.1:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.2

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="525" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:1  %output_0_V_load_29 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_29"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:1  %output_0_V_load_28 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_28"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="527" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:1  %output_0_V_load_29 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_29"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:2  %shl_ln1193_13 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_30, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_13"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:3  %sext_ln1193_14 = sext i30 %shl_ln1193_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_14"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:4  %sub_ln703_14 = sub i32 %output_0_V_load_29, %sext_ln1193_14

]]></Node>
<StgValue><ssdm name="sub_ln703_14"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:5  store i32 %sub_ln703_14, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="0"/>
<literal name="icmp_ln879_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.2:6  br label %._crit_edge.0.3.2

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:1  %output_0_V_load_28 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_28"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:2  %shl_ln703_13 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_29, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_13"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:3  %sext_ln703_14 = sext i30 %shl_ln703_13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:4  %add_ln703_14 = add i32 %sext_ln703_14, %output_0_V_load_28

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:5  store i32 %add_ln703_14, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.2:6  br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.0.3.3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="539" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:1  %output_0_V_load_31 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_31"/></StgValue>
</operation>

<operation id="540" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:1  %output_0_V_load_30 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_30"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="541" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:1  %output_0_V_load_31 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_31"/></StgValue>
</operation>

<operation id="542" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:2  %shl_ln1193_14 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_32, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln1193_14"/></StgValue>
</operation>

<operation id="543" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:3  %sext_ln1193_15 = sext i30 %shl_ln1193_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1193_15"/></StgValue>
</operation>

<operation id="544" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:4  %sub_ln703_15 = sub i32 %output_0_V_load_31, %sext_ln1193_15

]]></Node>
<StgValue><ssdm name="sub_ln703_15"/></StgValue>
</operation>

<operation id="545" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:5  store i32 %sub_ln703_15, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="546" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="0"/>
<literal name="icmp_ln879_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i.0.3.3:6  br label %._crit_edge.0.3.3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="547" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:1  %output_0_V_load_30 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_30"/></StgValue>
</operation>

<operation id="548" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:2  %shl_ln703_14 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i22(i8 %input_0_V_load_31, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_14"/></StgValue>
</operation>

<operation id="549" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:3  %sext_ln703_15 = sext i30 %shl_ln703_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="550" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:4  %add_ln703_15 = add i32 %sext_ln703_15, %output_0_V_load_30

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="551" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:5  store i32 %add_ln703_15, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="552" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.i39.0.3.3:6  br label %LINEAR_FORWARD_NO_MUL_LOOP_2_end

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="553" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:0  %output_0_V_load_32 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_32"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="554" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:0  %output_0_V_load_32 = load i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="output_0_V_load_32"/></StgValue>
</operation>

<operation id="555" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="76" op_0_bw="76" op_1_bw="32" op_2_bw="44">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:1  %shl_ln2 = call i76 @_ssdm_op_BitConcatenate.i76.i32.i44(i32 %output_0_V_load_32, i44 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="556" st_id="36" stage="80" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="557" st_id="37" stage="79" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="558" st_id="38" stage="78" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="559" st_id="39" stage="77" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="560" st_id="40" stage="76" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="561" st_id="41" stage="75" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="562" st_id="42" stage="74" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="563" st_id="43" stage="73" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="564" st_id="44" stage="72" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="565" st_id="45" stage="71" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="566" st_id="46" stage="70" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="567" st_id="47" stage="69" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="568" st_id="48" stage="68" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="569" st_id="49" stage="67" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="570" st_id="50" stage="66" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="571" st_id="51" stage="65" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="572" st_id="52" stage="64" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="573" st_id="53" stage="63" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="574" st_id="54" stage="62" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="575" st_id="55" stage="61" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="576" st_id="56" stage="60" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="577" st_id="57" stage="59" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="578" st_id="58" stage="58" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="579" st_id="59" stage="57" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="580" st_id="60" stage="56" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="581" st_id="61" stage="55" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="582" st_id="62" stage="54" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="583" st_id="63" stage="53" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="584" st_id="64" stage="52" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="585" st_id="65" stage="51" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="586" st_id="66" stage="50" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="587" st_id="67" stage="49" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="588" st_id="68" stage="48" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="589" st_id="69" stage="47" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="590" st_id="70" stage="46" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="591" st_id="71" stage="45" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="592" st_id="72" stage="44" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="593" st_id="73" stage="43" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="594" st_id="74" stage="42" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="595" st_id="75" stage="41" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="596" st_id="76" stage="40" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="597" st_id="77" stage="39" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="598" st_id="78" stage="38" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="599" st_id="79" stage="37" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="600" st_id="80" stage="36" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="601" st_id="81" stage="35" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="602" st_id="82" stage="34" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="603" st_id="83" stage="33" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="604" st_id="84" stage="32" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="605" st_id="85" stage="31" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="606" st_id="86" stage="30" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="607" st_id="87" stage="29" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="608" st_id="88" stage="28" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="609" st_id="89" stage="27" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="610" st_id="90" stage="26" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="611" st_id="91" stage="25" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="612" st_id="92" stage="24" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="613" st_id="93" stage="23" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="614" st_id="94" stage="22" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="615" st_id="95" stage="21" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="616" st_id="96" stage="20" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="617" st_id="97" stage="19" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="618" st_id="98" stage="18" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="619" st_id="99" stage="17" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="620" st_id="100" stage="16" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="621" st_id="101" stage="15" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="622" st_id="102" stage="14" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="623" st_id="103" stage="13" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="624" st_id="104" stage="12" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="625" st_id="105" stage="11" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="626" st_id="106" stage="10" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="627" st_id="107" stage="9" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="628" st_id="108" stage="8" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="629" st_id="109" stage="7" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="630" st_id="110" stage="6" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="631" st_id="111" stage="5" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="632" st_id="112" stage="4" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="633" st_id="113" stage="3" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="634" st_id="114" stage="2" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="635" st_id="115" stage="1" lat="80">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="76" op_1_bw="76">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:2  %sdiv_ln1148 = sdiv i76 %shl_ln2, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">
</state>

<state id="117" st_id="117">
</state>

<state id="118" st_id="118">
</state>

<state id="119" st_id="119">
</state>

<state id="120" st_id="120">
</state>

<state id="121" st_id="121">

<operation id="636" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:3  %trunc_ln703 = trunc i76 %sdiv_ln1148 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="637" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:4  store i32 %trunc_ln703, i32* %output_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="638" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:5  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str57, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="639" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_2_end:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="640" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str56, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="641" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln167"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
