Analysis & Synthesis report for Quartus_synth
Thu Apr 27 10:00:44 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4
 15. Parameter Settings for User Entity Instance: clock_divider:g_clock_divider_slow
 16. Parameter Settings for User Entity Instance: clock_divider:g_clock_divider_fast
 17. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor
 18. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|imem:g_imem
 19. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|dmem:g_dmem
 20. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4
 21. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr
 22. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE
 23. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT
 24. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL
 25. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt
 26. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc
 27. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_overflow_chk
 28. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL
 29. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL
 30. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE
 31. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE
 32. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub
 33. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL
 34. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL
 35. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL
 36. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch
 37. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4
 38. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR
 39. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR
 40. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR
 41. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT
 42. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA
 43. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA
 44. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT
 45. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt
 46. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow_chk
 47. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL
 48. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE
 49. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4
 50. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD
 51. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut
 52. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow
 53. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr
 54. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr
 55. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt
 56. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow_chk
 57. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL
 58. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4
 59. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut
 60. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow
 61. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA
 62. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr
 63. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr
 64. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4
 65. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch
 66. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0
 67. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I
 68. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I
 69. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I
 70. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I
 71. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I
 72. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I
 73. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I
 74. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I
 75. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I
 76. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I
 77. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I
 78. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I
 79. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I
 80. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I
 81. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I
 82. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I
 83. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I
 84. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I
 85. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I
 86. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I
 87. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I
 88. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I
 89. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I
 90. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I
 91. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I
 92. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I
 93. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I
 94. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I
 95. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I
 96. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I
 97. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I
 98. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub
 99. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp
100. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|mux2t1_N:g_mux2t1_N
101. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder
102. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_andNor_mux2t1_N
103. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_xorOr_mux2t1_N
104. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_total_mux2t1_N
105. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt
106. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift1
107. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift2
108. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift4
109. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift8
110. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift16
111. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift1
112. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift2
113. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift4
114. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift8
115. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift16
116. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift1
117. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift2
118. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift4
119. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift8
120. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift16
121. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:right01sel
122. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rightLeftSel
123. Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll
124. Parameter Settings for Inferred Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0
125. altshift_taps Parameter Settings by Entity Instance
126. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll"
127. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift16"
128. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift8"
129. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift4"
130. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift2"
131. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift1"
132. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift16"
133. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift8"
134. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift4"
135. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift2"
136. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift1"
137. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift16"
138. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift8"
139. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift4"
140. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift2"
141. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift1"
142. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt"
143. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0"
144. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|decoder_5t32:G_5t32_DECODER"
145. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch"
146. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4"
147. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch"
148. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr"
149. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr"
150. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA"
151. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow"
152. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut"
153. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4"
154. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL"
155. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow_chk"
156. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt"
157. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg"
158. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr"
159. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr"
160. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow"
161. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut"
162. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD"
163. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4"
164. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE"
165. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL"
166. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow_chk"
167. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt"
168. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT"
169. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA"
170. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA"
171. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT"
172. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR"
173. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR"
174. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR"
175. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4"
176. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch"
177. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL"
178. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL"
179. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL"
180. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub"
181. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE"
182. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE"
183. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL"
184. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL"
185. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_overflow_chk"
186. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc"
187. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt"
188. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL"
189. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT"
190. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE"
191. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr"
192. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4"
193. Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor"
194. Port Connectivity Checks: "counter:g_counter"
195. Port Connectivity Checks: "clock_divider:g_clock_divider_fast"
196. Port Connectivity Checks: "clock_divider:g_clock_divider_slow"
197. Post-Synthesis Netlist Statistics for Top Partition
198. Elapsed Time Per Partition
199. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 27 10:00:43 2023           ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                      ; Quartus_synth                                   ;
; Top-level Entity Name              ; Quartus_synth                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 61,046                                          ;
;     Total combinational functions  ; 27,420                                          ;
;     Dedicated logic registers      ; 34,233                                          ;
; Total registers                    ; 34233                                           ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 99                                              ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Quartus_synth      ; Quartus_synth      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.3%      ;
;     Processor 7            ;   0.3%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-12        ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+---------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                      ; Library ;
+---------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../src_synth/IO/counter.v                         ; yes             ; User Verilog HDL File              ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/counter.v                         ;         ;
; ../src_synth/IO/clock_divider_1024.bdf            ; yes             ; User Block Diagram/Schematic File  ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/clock_divider_1024.bdf            ;         ;
; ../src_synth/IO/Debouncer.bdf                     ; yes             ; User Block Diagram/Schematic File  ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/Debouncer.bdf                     ;         ;
; ../src_synth/ALU/adder_subber.vhd                 ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/adder_subber.vhd                 ;         ;
; ../src_synth/ALU/ALU.vhd                          ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd                          ;         ;
; ../src_synth/ALU/full_adder.vhd                   ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/full_adder.vhd                   ;         ;
; ../src_synth/ALU/invg.vhd                         ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/invg.vhd                         ;         ;
; ../src_synth/ALU/logic.vhd                        ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/logic.vhd                        ;         ;
; ../src_synth/ALU/mux2t1_N.vhd                     ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/mux2t1_N.vhd                     ;         ;
; ../src_synth/ALU/ones_comp.vhd                    ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ones_comp.vhd                    ;         ;
; ../src_synth/ALU/ripple_adder.vhd                 ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ripple_adder.vhd                 ;         ;
; ../src_synth/ALU/shift.vhd                        ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/shift.vhd                        ;         ;
; ../src_synth/branch/branch.vhd                    ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/branch/branch.vhd                    ;         ;
; ../src_synth/Forward/forward.vhd                  ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Forward/forward.vhd                  ;         ;
; ../src_synth/Hazard Detection/hazardDetection.vhd ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Hazard Detection/hazardDetection.vhd ;         ;
; ../src_synth/IO/clock_divider.v                   ; yes             ; User Verilog HDL File              ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/clock_divider.v                   ;         ;
; ../src_synth/IO/seven_seg_decoder.v               ; yes             ; User Verilog HDL File              ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/seven_seg_decoder.v               ;         ;
; ../src_synth/prefetch/prefetch.vhd                ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/prefetch.vhd                ;         ;
; ../src_synth/prefetch/program_counter.vhd         ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/program_counter.vhd         ;         ;
; ../src_synth/extender/extend_16t32.vhd            ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/extender/extend_16t32.vhd            ;         ;
; ../src_synth/control/control.vhd                  ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/control/control.vhd                  ;         ;
; ../src_synth/BufferReg/reg_N_buff.vhd             ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/reg_N_buff.vhd             ;         ;
; ../src_synth/BufferReg/IF_ID_BufferReg.vhd        ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/IF_ID_BufferReg.vhd        ;         ;
; ../src_synth/BufferReg/ID_EX_BufferReg.vhd        ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd        ;         ;
; ../src_synth/BufferReg/EX_DMEM_BufferReg.vhd      ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/EX_DMEM_BufferReg.vhd      ;         ;
; ../src_synth/BufferReg/DMEM_WB_BufferReg.vhd      ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/DMEM_WB_BufferReg.vhd      ;         ;
; ../src_synth/RegFile/reg_N.vhd                    ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_N.vhd                    ;         ;
; ../src_synth/RegFile/reg_file.vhd                 ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd                 ;         ;
; ../src_synth/RegFile/mux_32t1_32b.vhd             ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/mux_32t1_32b.vhd             ;         ;
; ../src_synth/RegFile/dffg.vhd                     ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/dffg.vhd                     ;         ;
; ../src_synth/RegFile/decoder_5t32.vhd             ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/decoder_5t32.vhd             ;         ;
; ../src_synth/TopLevel/dmem.vhd                    ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/dmem.vhd                    ;         ;
; ../src_synth/TopLevel/imem.vhd                    ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/imem.vhd                    ;         ;
; ../src_synth/TopLevel/MIPS_Processor.vhd          ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd          ;         ;
; ../src_synth/MIPS_types.vhd                       ; yes             ; User VHDL File                     ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/MIPS_types.vhd                       ;         ;
; ../src_synth/Quartus_synth.v                      ; yes             ; User Verilog HDL File              ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v                      ;         ;
; altshift_taps.tdf                                 ; yes             ; Megafunction                       ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altshift_taps.tdf                         ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                       ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; lpm_counter.inc                                   ; yes             ; Megafunction                       ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_counter.inc                           ;         ;
; lpm_compare.inc                                   ; yes             ; Megafunction                       ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_compare.inc                           ;         ;
; lpm_constant.inc                                  ; yes             ; Megafunction                       ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_constant.inc                          ;         ;
; db/shift_taps_dkm.tdf                             ; yes             ; Auto-Generated Megafunction        ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/shift_taps_dkm.tdf            ;         ;
; db/altsyncram_v861.tdf                            ; yes             ; Auto-Generated Megafunction        ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/altsyncram_v861.tdf           ;         ;
; db/add_sub_24e.tdf                                ; yes             ; Auto-Generated Megafunction        ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/add_sub_24e.tdf               ;         ;
; db/cntr_6pf.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/cntr_6pf.tdf                  ;         ;
; db/cmpr_ogc.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/cmpr_ogc.tdf                  ;         ;
; db/cntr_p8h.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/cntr_p8h.tdf                  ;         ;
+---------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 61,046 ;
;                                             ;        ;
; Total combinational functions               ; 27420  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 24606  ;
;     -- 3 input functions                    ; 1866   ;
;     -- <=2 input functions                  ; 948    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 27325  ;
;     -- arithmetic mode                      ; 95     ;
;                                             ;        ;
; Total registers                             ; 34233  ;
;     -- Dedicated logic registers            ; 34233  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 71     ;
; Total memory bits                           ; 99     ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; s_clk  ;
; Maximum fan-out                             ; 34182  ;
; Total fan-out                               ; 210027 ;
; Average fan-out                             ; 3.40   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                        ; Entity Name        ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Quartus_synth                                      ; 27420 (113)         ; 34233 (1)                 ; 99          ; 0            ; 0       ; 0         ; 71   ; 0            ; |Quartus_synth                                                                                                                                                                                                             ; Quartus_synth      ; work         ;
;    |Debouncer:g_debounce_clk_button|                ; 28 (0)              ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|Debouncer:g_debounce_clk_button                                                                                                                                                                             ; Debouncer          ; work         ;
;       |clock_divider_1024:inst1|                    ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|Debouncer:g_debounce_clk_button|clock_divider_1024:inst1                                                                                                                                                    ; clock_divider_1024 ; work         ;
;       |clock_divider_1024:inst|                     ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|Debouncer:g_debounce_clk_button|clock_divider_1024:inst                                                                                                                                                     ; clock_divider_1024 ; work         ;
;    |MIPS_Processor:g_MIPS_Processor|                ; 27103 (200)         ; 34115 (0)                 ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor                                                                                                                                                                             ; MIPS_Processor     ; work         ;
;       |ALU:g_ALU|                                   ; 505 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU                                                                                                                                                                   ; ALU                ; work         ;
;          |adder_subber:g_add_sub|                   ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub                                                                                                                                            ; adder_subber       ; work         ;
;             |ripple_adder:g_ripple_adder|           ; 39 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder                                                                                                                ; ripple_adder       ; work         ;
;                |full_adder:\G_NBit_ADDER:0:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:0:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:10:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:10:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:11:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:11:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:12:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:12:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:13:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:13:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:14:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:14:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:15:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:15:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:16:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:16:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:17:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:17:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:18:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:18:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:19:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:19:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:1:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:1:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:20:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:20:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:21:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:21:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:22:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:22:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:23:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:23:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:24:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:24:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:25:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:25:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:26:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:26:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:27:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:27:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:28:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:28:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:29:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:29:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:2:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:2:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:30:ADDERI| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:30:ADDERI                                                                             ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:3:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:3:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:4:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:4:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:5:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:5:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:6:ADDERI|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:6:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:7:ADDERI|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:7:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:8:ADDERI|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:8:ADDERI                                                                              ; full_adder         ; work         ;
;                |full_adder:\G_NBit_ADDER:9:ADDERI|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder|full_adder:\G_NBit_ADDER:9:ADDERI                                                                              ; full_adder         ; work         ;
;          |logic:g_logic|                            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic                                                                                                                                                     ; logic              ; work         ;
;             |mux2t1_N:g_total_mux2t1_N|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_total_mux2t1_N                                                                                                                           ; mux2t1_N           ; work         ;
;          |ripple_adder:g_ripple_sll|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll                                                                                                                                         ; ripple_adder       ; work         ;
;             |full_adder:\G_NBit_ADDER:0:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll|full_adder:\G_NBit_ADDER:0:ADDERI                                                                                                       ; full_adder         ; work         ;
;          |shift:g_shift|                            ; 234 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift                                                                                                                                                     ; shift              ; work         ;
;             |mux2t1_N:lshift1|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift1                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:lshift2|                      ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift2                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:lshift4|                      ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift4                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:lshift8|                      ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift8                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:right01sel|                   ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:right01sel                                                                                                                                 ; mux2t1_N           ; work         ;
;             |mux2t1_N:rightLeftSel|                 ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rightLeftSel                                                                                                                               ; mux2t1_N           ; work         ;
;             |mux2t1_N:rnshift2|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift2                                                                                                                                   ; mux2t1_N           ; work         ;
;             |mux2t1_N:rshift1|                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift1                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:rshift2|                      ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift2                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:rshift4|                      ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift4                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:rshift8|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift8                                                                                                                                    ; mux2t1_N           ; work         ;
;             |mux2t1_N:shampt|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt                                                                                                                                     ; mux2t1_N           ; work         ;
;       |DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|       ; 0 (0)               ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg                                                                                                                                       ; DMEM_WB_BufferReg  ; work         ;
;          |reg_N_buff:REG_ALUOut|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut                                                                                                                 ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:19:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:2:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI                                                                                         ; dffg               ; work         ;
;          |reg_N_buff:REG_DMEM_DATA|                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA                                                                                                              ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:0:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:10:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:11:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:12:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:13:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:14:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:15:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:16:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:17:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:18:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:19:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:1:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:20:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:21:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:22:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:23:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:24:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:25:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:26:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:27:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:28:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:29:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:2:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:30:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:31:DFFI                                                                                     ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:3:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:4:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:5:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:6:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:7:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:8:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA|dffg:\G_NBit_Reg:9:DFFI                                                                                      ; dffg               ; work         ;
;          |reg_N_buff:REG_RegWrAddr|                 ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr                                                                                                              ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI                                                                                      ; dffg               ; work         ;
;          |reg_N_buff:REG_RegWr|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr                                                                                                                  ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI                                                                                          ; dffg               ; work         ;
;          |reg_N_buff:REG_halt|                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt                                                                                                                   ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt|dffg:\G_NBit_Reg:0:DFFI                                                                                           ; dffg               ; work         ;
;          |reg_N_buff:REG_reg_DST_DATA_SEL|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL                                                                                                       ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI                                                                               ; dffg               ; work         ;
;       |EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|       ; 32 (0)              ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg                                                                                                                                       ; EX_DMEM_BufferReg  ; work         ;
;          |reg_N_buff:REG_ALUOut|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut                                                                                                                 ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:18:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:19:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:20:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:21:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:22:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:23:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:24:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:26:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:2:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI                                                                                        ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:3:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:7:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:8:DFFI                                                                                         ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI                                                                                         ; dffg               ; work         ;
;          |reg_N_buff:REG_DMEM_DATA_MUX_FWD|         ; 32 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD                                                                                                      ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:0:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:13:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:14:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:27:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:3:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:4:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:5:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:6:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:8:DFFI                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:9:DFFI                                                                              ; dffg               ; work         ;
;          |reg_N_buff:REG_RegWrAddr|                 ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr                                                                                                              ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI                                                                                      ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI                                                                                      ; dffg               ; work         ;
;          |reg_N_buff:REG_RegWr|                     ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr                                                                                                                  ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI                                                                                          ; dffg               ; work         ;
;          |reg_N_buff:REG_halt|                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt                                                                                                                   ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt|dffg:\G_NBit_Reg:0:DFFI                                                                                           ; dffg               ; work         ;
;          |reg_N_buff:REG_mem_WE|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE                                                                                                                 ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI                                                                                         ; dffg               ; work         ;
;          |reg_N_buff:REG_reg_DST_DATA_SEL|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL                                                                                                       ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI                                                                               ; dffg               ; work         ;
;       |ID_EX_BufferReg:g_ID_EX_BufferReg|           ; 165 (0)             ; 116 (0)                   ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg                                                                                                                                           ; ID_EX_BufferReg    ; work         ;
;          |reg_N_buff:REG_ALUSrc|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc                                                                                                                     ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc|dffg:\G_NBit_Reg:0:DFFI                                                                                             ; dffg               ; work         ;
;          |reg_N_buff:REG_FUNCT|                     ; 6 (6)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT                                                                                                                      ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI                                                                                              ; dffg               ; work         ;
;          |reg_N_buff:REG_IMM_EXT|                   ; 10 (10)             ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT                                                                                                                    ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:10:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:11:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:12:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:15:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:6:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:7:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:8:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:9:DFFI                                                                                            ; dffg               ; work         ;
;          |reg_N_buff:REG_OPCODE|                    ; 6 (6)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE                                                                                                                     ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:0:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:2:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:3:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:4:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI                                                                                             ; dffg               ; work         ;
;          |reg_N_buff:REG_PC_4|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4                                                                                                                       ; reg_N_buff         ; work         ;
;          |reg_N_buff:REG_branch|                    ; 1 (1)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch                                                                                                                     ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch|dffg:\G_NBit_Reg:0:DFFI                                                                                             ; dffg               ; work         ;
;          |reg_N_buff:REG_halt|                      ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt                                                                                                                       ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt|dffg:\G_NBit_Reg:0:DFFI                                                                                               ; dffg               ; work         ;
;          |reg_N_buff:REG_logic_SEL|                 ; 6 (6)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL                                                                                                                  ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL|dffg:\G_NBit_Reg:0:DFFI                                                                                          ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL|dffg:\G_NBit_Reg:1:DFFI                                                                                          ; dffg               ; work         ;
;          |reg_N_buff:REG_mem_WE|                    ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE                                                                                                                     ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI                                                                                             ; dffg               ; work         ;
;          |reg_N_buff:REG_nAdd_Sub|                  ; 4 (3)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub                                                                                                                   ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub|dffg:\G_NBit_Reg:0:DFFI                                                                                           ; dffg               ; work         ;
;          |reg_N_buff:REG_out_SEL|                   ; 7 (7)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL                                                                                                                    ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL|dffg:\G_NBit_Reg:0:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL|dffg:\G_NBit_Reg:1:DFFI                                                                                            ; dffg               ; work         ;
;          |reg_N_buff:REG_reg_DST_ADDR_SEL|          ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL                                                                                                           ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:0:DFFI                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:1:DFFI                                                                                   ; dffg               ; work         ;
;          |reg_N_buff:REG_reg_DST_DATA_SEL|          ; 11 (2)              ; 6 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL                                                                                                           ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 9 (0)               ; 6 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI                                                                                   ; dffg               ; work         ;
;                |altshift_taps:s_Q_rtl_0|            ; 9 (0)               ; 6 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0                                                           ; altshift_taps      ; work         ;
;                   |shift_taps_dkm:auto_generated|   ; 9 (2)               ; 6 (3)                     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated                             ; shift_taps_dkm     ; work         ;
;                      |altsyncram_v861:altsyncram4|  ; 0 (0)               ; 0 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4 ; altsyncram_v861    ; work         ;
;                      |cntr_6pf:cntr1|               ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf           ; work         ;
;                      |cntr_p8h:cntr5|               ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h           ; work         ;
;          |reg_N_buff:REG_reg_WE_SEL|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL                                                                                                                 ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL|dffg:\G_NBit_Reg:0:DFFI                                                                                         ; dffg               ; work         ;
;          |reg_N_buff:REG_reg_WE|                    ; 7 (7)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE                                                                                                                     ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE|dffg:\G_NBit_Reg:0:DFFI                                                                                             ; dffg               ; work         ;
;          |reg_N_buff:REG_rs_ADDR|                   ; 4 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR                                                                                                                    ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:0:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI                                                                                            ; dffg               ; work         ;
;          |reg_N_buff:REG_rs_DATA|                   ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA                                                                                                                    ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:0:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:10:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:11:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:12:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:13:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:14:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:15:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:16:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:17:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:18:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:19:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:1:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:20:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:21:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:22:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:23:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:24:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:25:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:26:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:27:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:28:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:29:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:2:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:30:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:31:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:3:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:4:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:5:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:6:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:7:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:8:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA|dffg:\G_NBit_Reg:9:DFFI                                                                                            ; dffg               ; work         ;
;          |reg_N_buff:REG_rt_ADDR|                   ; 5 (5)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR                                                                                                                    ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI                                                                                            ; dffg               ; work         ;
;          |reg_N_buff:REG_rt_DATA|                   ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA                                                                                                                    ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:0:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:12:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:13:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:14:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:27:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI                                                                                           ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:3:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:4:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:5:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:6:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:7:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:8:DFFI                                                                                            ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:9:DFFI                                                                                            ; dffg               ; work         ;
;          |reg_N_buff:REG_shift_SEL|                 ; 2 (2)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL                                                                                                                  ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL|dffg:\G_NBit_Reg:0:DFFI                                                                                          ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL|dffg:\G_NBit_Reg:1:DFFI                                                                                          ; dffg               ; work         ;
;       |IF_ID_BufferReg:g_IF_ID_BufferReg|           ; 66 (0)              ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg                                                                                                                                           ; IF_ID_BufferReg    ; work         ;
;          |reg_N_buff:REG_Instr|                     ; 33 (31)             ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr                                                                                                                      ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:0:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:10:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:11:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:12:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:13:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:15:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:16:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:17:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:18:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:19:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:1:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:20:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:21:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:22:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:23:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:24:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:26:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:27:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:29:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:2:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:30:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:31:DFFI                                                                                             ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:3:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:4:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:5:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:6:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:7:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:8:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:9:DFFI                                                                                              ; dffg               ; work         ;
;          |reg_N_buff:reg_PC_4|                      ; 33 (33)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4                                                                                                                       ; reg_N_buff         ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:0:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:10:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:11:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:12:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:13:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:14:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:15:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:16:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:17:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:18:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:19:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:1:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:20:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:21:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:22:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:23:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:24:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:25:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:26:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:27:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:28:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:29:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:2:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:30:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:31:DFFI                                                                                              ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:3:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:4:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:5:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:6:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:7:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:8:DFFI                                                                                               ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:9:DFFI                                                                                               ; dffg               ; work         ;
;       |branch:g_branch|                             ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|branch:g_branch                                                                                                                                                             ; branch             ; work         ;
;       |control:g_control|                           ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|control:g_control                                                                                                                                                           ; control            ; work         ;
;       |dmem:g_dmem|                                 ; 23061 (23061)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|dmem:g_dmem                                                                                                                                                                 ; dmem               ; work         ;
;       |extend_16t32:g_extend|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|extend_16t32:g_extend                                                                                                                                                       ; extend_16t32       ; work         ;
;       |forward:g_forward|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|forward:g_forward                                                                                                                                                           ; forward            ; work         ;
;       |hazardDetection:g_hazardDetection|           ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|hazardDetection:g_hazardDetection                                                                                                                                           ; hazardDetection    ; work         ;
;       |imem:g_imem|                                 ; 657 (657)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|imem:g_imem                                                                                                                                                                 ; imem               ; work         ;
;       |prefetch:g_prefetch|                         ; 172 (86)            ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch                                                                                                                                                         ; prefetch           ; work         ;
;          |program_counter:g_PC_DFF|                 ; 14 (14)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF                                                                                                                                ; program_counter    ; work         ;
;          |ripple_adder:g_PC4_plus_branch|           ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch                                                                                                                          ; ripple_adder       ; work         ;
;             |full_adder:\G_NBit_ADDER:11:ADDERI|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:11:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:14:ADDERI|    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:14:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:15:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:15:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:16:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:16:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:17:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:17:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:18:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:18:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:19:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:19:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:20:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:20:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:21:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:21:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:23:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:23:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:25:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:25:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:27:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:27:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:29:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:29:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:31:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:31:ADDERI                                                                                       ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:3:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:3:ADDERI                                                                                        ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:5:ADDERI|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:5:ADDERI                                                                                        ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:6:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:6:ADDERI                                                                                        ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:7:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:7:ADDERI                                                                                        ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:8:ADDERI|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:8:ADDERI                                                                                        ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:9:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch|full_adder:\G_NBit_ADDER:9:ADDERI                                                                                        ; full_adder         ; work         ;
;          |ripple_adder:g_PC_plus_4|                 ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4                                                                                                                                ; ripple_adder       ; work         ;
;             |full_adder:\G_NBit_ADDER:10:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:10:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:11:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:11:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:12:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:12:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:13:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:13:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:14:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:14:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:15:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:15:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:16:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:16:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:17:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:17:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:18:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:18:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:19:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:19:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:20:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:20:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:21:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:21:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:22:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:22:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:23:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:23:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:24:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:24:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:25:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:25:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:26:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:26:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:27:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:27:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:28:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:28:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:29:ADDERI|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:29:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:30:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:30:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:31:ADDERI|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:31:ADDERI                                                                                             ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:3:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:3:ADDERI                                                                                              ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:4:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:4:ADDERI                                                                                              ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:5:ADDERI|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:5:ADDERI                                                                                              ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:6:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:6:ADDERI                                                                                              ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:7:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:7:ADDERI                                                                                              ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:8:ADDERI|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:8:ADDERI                                                                                              ; full_adder         ; work         ;
;             |full_adder:\G_NBit_ADDER:9:ADDERI|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:9:ADDERI                                                                                              ; full_adder         ; work         ;
;       |reg_file:g_reg_File|                         ; 2106 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File                                                                                                                                                         ; reg_file           ; work         ;
;          |decoder_5t32:G_5t32_DECODER|              ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|decoder_5t32:G_5t32_DECODER                                                                                                                             ; decoder_5t32       ; work         ;
;          |mux_32t1_32b:G_MUX_RS|                    ; 398 (398)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RS                                                                                                                                   ; mux_32t1_32b       ; work         ;
;          |mux_32t1_32b:G_MUX_RT|                    ; 647 (647)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RT                                                                                                                                   ; mux_32t1_32b       ; work         ;
;          |reg_N:\G_N_32bit_Reg:10:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:11:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:12:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:13:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:14:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:15:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:16:REG_I|            ; 33 (33)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:17:REG_I|            ; 35 (35)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:18:REG_I|            ; 35 (35)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:19:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:1:REG_I|             ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:20:REG_I|            ; 35 (35)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:21:REG_I|            ; 36 (36)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:22:REG_I|            ; 34 (34)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:23:REG_I|            ; 31 (31)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:24:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:25:REG_I|            ; 33 (33)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:26:REG_I|            ; 34 (34)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:27:REG_I|            ; 34 (34)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:28:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:29:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:2:REG_I|             ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:30:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:31:REG_I|            ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I                                                                                                                           ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                  ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                   ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:3:REG_I|             ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:4:REG_I|             ; 33 (33)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:5:REG_I|             ; 36 (36)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:6:REG_I|             ; 34 (34)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:7:REG_I|             ; 33 (33)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:8:REG_I|             ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;          |reg_N:\G_N_32bit_Reg:9:REG_I|             ; 32 (32)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I                                                                                                                            ; reg_N              ; work         ;
;             |dffg:\G_NBit_Reg:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:0:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:10:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:11:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:12:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:13:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:14:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:15:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:16:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:17:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:18:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:19:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:1:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:20:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:21:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:22:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:23:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:24:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:25:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:26:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:27:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:28:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:29:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:2:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:30:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:31:DFFI                                                                                                   ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:3:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:4:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:5:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:6:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:7:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:8:DFFI                                                                                                    ; dffg               ; work         ;
;             |dffg:\G_NBit_Reg:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I|dffg:\G_NBit_Reg:9:DFFI                                                                                                    ; dffg               ; work         ;
;    |clock_divider:g_clock_divider_fast|             ; 44 (44)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|clock_divider:g_clock_divider_fast                                                                                                                                                                          ; clock_divider      ; work         ;
;    |clock_divider:g_clock_divider_slow|             ; 44 (44)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|clock_divider:g_clock_divider_slow                                                                                                                                                                          ; clock_divider      ; work         ;
;    |counter:g_counter|                              ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|counter:g_counter                                                                                                                                                                                           ; counter            ; work         ;
;    |seven_seg_decoder:hex0|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex0                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex1|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex1                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex2|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex2                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex3|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex3                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex4|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex4                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex5|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex5                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex6|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex6                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
;    |seven_seg_decoder:hex7|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quartus_synth|seven_seg_decoder:hex7                                                                                                                                                                                      ; seven_seg_decoder  ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 33           ; 3            ; 33           ; 99   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:31:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:30:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:29:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:28:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:27:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:26:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:25:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:24:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:23:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:22:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:21:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:20:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:19:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:18:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:17:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:16:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:15:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:14:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:13:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:12:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:11:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:10:DFFI|s_Q                                  ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:9:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:8:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:7:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:6:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:5:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:4:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:3:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:2:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:1:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0|dffg:\G_NBit_Reg:0:DFFI|s_Q                                   ; Stuck at GND due to stuck port clear                                                                                                      ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:5:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q            ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:4:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q            ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:3:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q            ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:2:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q            ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:1:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q            ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:0:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q            ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:17:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:18:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:19:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:20:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:21:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:22:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:23:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:24:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:25:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:26:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:27:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:28:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:29:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:30:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:31:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:16:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:0:DFFI|s_Q            ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:6:DFFI|s_Q          ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:1:DFFI|s_Q            ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:7:DFFI|s_Q          ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:2:DFFI|s_Q            ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:8:DFFI|s_Q          ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:3:DFFI|s_Q            ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:9:DFFI|s_Q          ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:15:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:14:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:12:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:11:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT|dffg:\G_NBit_Reg:4:DFFI|s_Q            ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:10:DFFI|s_Q         ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q ;
; MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:25:DFFI|s_Q           ; Merged with MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:24:DFFI|s_Q           ;
; MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:14:DFFI|s_Q           ; Merged with MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:15:DFFI|s_Q           ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q          ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q          ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:14:DFFI|s_Q         ; Merged with MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:15:DFFI|s_Q         ;
; Total Number of Removed Registers = 68                                                                                        ;                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34233 ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 1440  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33854 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; 33      ;
; MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[22]                                                                                                  ; 6       ;
; Total number of inverted registers = 2                                                                                                                                                ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                     ; Megafunction                                                                                                                        ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q     ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:3:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:3:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:3:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:2:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:2:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:2:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:1:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:1:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:1:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:0:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:0:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:0:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:31:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:31:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:31:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:10:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:10:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:10:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:9:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:9:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:9:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:8:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:8:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:8:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:7:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:7:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:7:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:6:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:6:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:6:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:5:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:5:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:5:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:4:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:4:DFFI|s_Q             ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:4:DFFI|s_Q                 ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:18:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:18:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:18:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:17:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:17:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:17:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:16:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:16:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:16:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:15:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:15:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:15:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:14:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:14:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:14:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:13:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:13:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:13:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:12:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:12:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:12:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:11:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:11:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:11:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:30:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:30:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:30:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:29:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:29:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:29:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:28:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:28:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:28:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:27:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:27:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:27:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:26:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:26:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:26:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:25:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:25:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:25:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:24:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:24:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:24:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:23:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:23:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:23:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:22:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:22:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:22:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:21:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:21:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:21:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:20:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:20:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:20:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:19:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:19:DFFI|s_Q            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4|dffg:\G_NBit_Reg:19:DFFI|s_Q                ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[28]                                               ;
; 5:1                ; 25 bits   ; 75 LEs        ; 50 LEs               ; 25 LEs                 ; Yes        ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[19]                                               ;
; 65:1               ; 6 bits    ; 258 LEs       ; 54 LEs               ; 204 LEs                ; Yes        ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub|dffg:\G_NBit_Reg:0:DFFI|s_Q              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|Mux33                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|Mux1                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|hazardDetection:g_hazardDetection|Mux3                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|Mux115                                                                                             ;
; 8:1                ; 23 bits   ; 115 LEs       ; 69 LEs               ; 46 LEs                 ; No         ; |Quartus_synth|Mux9                                                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |Quartus_synth|Mux31                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|hazardDetection:g_hazardDetection|Mux3                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|Mux55                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:right01sel|o_O[10]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:right01sel|o_O[3]                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Quartus_synth|Mux8                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RS|Mux25                                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RT|Mux3                                                     ;
; 64:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|forward:g_forward|Mux4                                                                             ;
; 64:1               ; 2 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|control:g_control|Mux33                                                                            ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux13                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux20                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux4                                                                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux27                                                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux3                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux28                                                                                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |Quartus_synth|MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|Mux0                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:g_clock_divider_slow ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; DVSR           ; 50000000 ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:g_clock_divider_fast ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DVSR           ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|imem:g_imem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                  ;
; addr_width     ; 11    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|dmem:g_dmem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                  ;
; addr_width     ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_overflow_chk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow_chk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow_chk ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:1:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:2:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:3:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:4:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:5:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:6:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:7:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:8:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:9:REG_I ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:10:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:11:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:12:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:13:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:14:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:16:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:17:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:18:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:19:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:20:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:21:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:22:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:23:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:24:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:25:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:26:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:27:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:28:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:29:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:30:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:31:REG_I ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|mux2t1_N:g_mux2t1_N ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ripple_adder:g_ripple_adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_andNor_mux2t1_N ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_xorOr_mux2t1_N ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic|mux2t1_N:g_total_mux2t1_N ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift4 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift8 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift2 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift4 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift8 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift8 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift16 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:right01sel ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rightLeftSel ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                             ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                          ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                          ;
; WIDTH          ; 33             ; Untyped                                                                                                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_dkm ; Untyped                                                                                                                                                          ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                 ;
; Entity Instance            ; MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                 ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                 ;
;     -- WIDTH               ; 33                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift16" ;
+--------------+-------+----------+----------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                              ;
+--------------+-------+----------+----------------------------------------------------------------------+
; i_d1[31..16] ; Input ; Info     ; Stuck at VCC                                                         ;
+--------------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift8" ;
+--------------+-------+----------+---------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------+
; i_d1[31..24] ; Input ; Info     ; Stuck at VCC                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift4" ;
+--------------+-------+----------+---------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------+
; i_d1[31..28] ; Input ; Info     ; Stuck at VCC                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift2" ;
+--------------+-------+----------+---------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------+
; i_d1[31..30] ; Input ; Info     ; Stuck at VCC                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rnshift1" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; i_d1[31] ; Input ; Info     ; Stuck at VCC                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift16" ;
+--------------+-------+----------+---------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                             ;
+--------------+-------+----------+---------------------------------------------------------------------+
; i_d1[31..16] ; Input ; Info     ; Stuck at GND                                                        ;
+--------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift8" ;
+--------------+-------+----------+--------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------+
; i_d1[31..24] ; Input ; Info     ; Stuck at GND                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift4" ;
+--------------+-------+----------+--------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------+
; i_d1[31..28] ; Input ; Info     ; Stuck at GND                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift2" ;
+--------------+-------+----------+--------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                            ;
+--------------+-------+----------+--------------------------------------------------------------------+
; i_d1[31..30] ; Input ; Info     ; Stuck at GND                                                       ;
+--------------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:rshift1" ;
+----------+-------+----------+------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                ;
+----------+-------+----------+------------------------------------------------------------------------+
; i_d1[31] ; Input ; Info     ; Stuck at GND                                                           ;
+----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift16" ;
+-------------+-------+----------+----------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                              ;
+-------------+-------+----------+----------------------------------------------------------------------+
; i_d1[15..0] ; Input ; Info     ; Stuck at GND                                                         ;
+-------------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift8" ;
+------------+-------+----------+----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                              ;
+------------+-------+----------+----------------------------------------------------------------------+
; i_d1[7..0] ; Input ; Info     ; Stuck at GND                                                         ;
+------------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift4" ;
+------------+-------+----------+----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                              ;
+------------+-------+----------+----------------------------------------------------------------------+
; i_d1[3..0] ; Input ; Info     ; Stuck at GND                                                         ;
+------------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift2" ;
+------------+-------+----------+----------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                              ;
+------------+-------+----------+----------------------------------------------------------------------+
; i_d1[1..0] ; Input ; Info     ; Stuck at GND                                                         ;
+------------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:lshift1" ;
+---------+-------+----------+-------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------+
; i_d1[0] ; Input ; Info     ; Stuck at GND                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt" ;
+------------+-------+----------+---------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                             ;
+------------+-------+----------+---------------------------------------------------------------------+
; i_d1[3..0] ; Input ; Info     ; Stuck at GND                                                        ;
; i_d1[4]    ; Input ; Info     ; Stuck at VCC                                                        ;
+------------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                                                     ;
; i_we  ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|decoder_5t32:G_5t32_DECODER"      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_f[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC4_plus_branch"                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_y[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4"                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_x[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_x[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_x[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; i_cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch"                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_pc[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_DMEM_DATA" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_PC_4" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_overflow_chk" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_halt" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg"                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_wb_overflow_chk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_wb_overflow     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWr" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_PC_4" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_overflow_chk" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_halt" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_DATA" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_SHAMT" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rd_ADDR" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_PC_4" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_branch" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_out_SEL" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_logic_SEL" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_shift_SEL" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_nAdd_Sub" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_overflow_chk" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_ALUSrc" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_halt" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4" ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_Processor:g_MIPS_Processor" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; iinstld   ; Input ; Info     ; Stuck at GND                 ;
; iinstaddr ; Input ; Info     ; Stuck at GND                 ;
; iinstext  ; Input ; Info     ; Stuck at GND                 ;
+-----------+-------+----------+------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "counter:g_counter" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; i_en ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:g_clock_divider_fast"                                                                                                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:g_clock_divider_slow"                                                                                                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 34233                       ;
;     CLR               ; 251                         ;
;     CLR SCLR          ; 71                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 32768                       ;
;     ENA CLR           ; 1082                        ;
;     ENA CLR SLD       ; 4                           ;
;     plain             ; 25                          ;
; cycloneiii_lcell_comb ; 27428                       ;
;     arith             ; 95                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 27333                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 163                         ;
;         2 data inputs ; 697                         ;
;         3 data inputs ; 1865                        ;
;         4 data inputs ; 24606                       ;
; cycloneiii_ram_block  ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 44.00                       ;
; Average LUT depth     ; 12.79                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:39     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Thu Apr 27 09:59:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus_synth -c Quartus_synth
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/counter.v
    Info (12023): Found entity 1: counter File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/clock_divider_1024.bdf
    Info (12023): Found entity 1: clock_divider_1024
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/Debouncer.bdf
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/adder_subber.vhd
    Info (12022): Found design unit 1: adder_subber-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/adder_subber.vhd Line: 30
    Info (12023): Found entity 1: adder_subber File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/adder_subber.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd
    Info (12022): Found design unit 1: ALU-mixed File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd Line: 31
    Info (12023): Found entity 1: ALU File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavorial File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/full_adder.vhd Line: 28
    Info (12023): Found entity 1: full_adder File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/full_adder.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/logic.vhd
    Info (12022): Found design unit 1: logic-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/logic.vhd Line: 25
    Info (12023): Found entity 1: logic File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/logic.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/mux2t1_N.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_N File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/mux2t1_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ones_comp.vhd
    Info (12022): Found design unit 1: ones_comp-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ones_comp.vhd Line: 25
    Info (12023): Found entity 1: ones_comp File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ones_comp.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ripple_adder.vhd
    Info (12022): Found design unit 1: ripple_adder-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ripple_adder.vhd Line: 30
    Info (12023): Found entity 1: ripple_adder File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ripple_adder.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/shift.vhd
    Info (12022): Found design unit 1: shift-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/shift.vhd Line: 25
    Info (12023): Found entity 1: shift File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/shift.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/branch/branch.vhd
    Info (12022): Found design unit 1: branch-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/branch/branch.vhd Line: 25
    Info (12023): Found entity 1: branch File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/branch/branch.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Forward/forward.vhd
    Info (12022): Found design unit 1: forward-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Forward/forward.vhd Line: 33
    Info (12023): Found entity 1: forward File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Forward/forward.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Hazard Detection/hazardDetection.vhd
    Info (12022): Found design unit 1: hazardDetection-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Hazard Detection/hazardDetection.vhd Line: 44
    Info (12023): Found entity 1: hazardDetection File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Hazard Detection/hazardDetection.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/clock_divider.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/debounce.v
    Info (12023): Found entity 1: debounce File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/debounce.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/seven_seg_decoder.v
    Info (12023): Found entity 1: seven_seg_decoder File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/IO/seven_seg_decoder.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/prefetch.vhd
    Info (12022): Found design unit 1: prefetch-mixed File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/prefetch.vhd Line: 33
    Info (12023): Found entity 1: prefetch File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/prefetch.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/program_counter.vhd
    Info (12022): Found design unit 1: program_counter-datapath File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/program_counter.vhd Line: 28
    Info (12023): Found entity 1: program_counter File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/program_counter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/extender/extend_16t32.vhd
    Info (12022): Found design unit 1: extend_16t32-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/extender/extend_16t32.vhd Line: 17
    Info (12023): Found entity 1: extend_16t32 File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/extender/extend_16t32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/control/control.vhd
    Info (12022): Found design unit 1: control-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/control/control.vhd Line: 43
    Info (12023): Found entity 1: control File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/control/control.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/reg_N_buff.vhd
    Info (12022): Found design unit 1: reg_N_buff-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/reg_N_buff.vhd Line: 31
    Info (12023): Found entity 1: reg_N_buff File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/reg_N_buff.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/IF_ID_BufferReg.vhd
    Info (12022): Found design unit 1: IF_ID_BufferReg-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/IF_ID_BufferReg.vhd Line: 30
    Info (12023): Found entity 1: IF_ID_BufferReg File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/IF_ID_BufferReg.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd
    Info (12022): Found design unit 1: ID_EX_BufferReg-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd Line: 72
    Info (12023): Found entity 1: ID_EX_BufferReg File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/EX_DMEM_BufferReg.vhd
    Info (12022): Found design unit 1: EX_DMEM_BufferReg-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/EX_DMEM_BufferReg.vhd Line: 48
    Info (12023): Found entity 1: EX_DMEM_BufferReg File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/EX_DMEM_BufferReg.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/DMEM_WB_BufferReg.vhd
    Info (12022): Found design unit 1: DMEM_WB_BufferReg-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/DMEM_WB_BufferReg.vhd Line: 46
    Info (12023): Found entity 1: DMEM_WB_BufferReg File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/DMEM_WB_BufferReg.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_N.vhd
    Info (12022): Found design unit 1: reg_N-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_N.vhd Line: 29
    Info (12023): Found entity 1: reg_N File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_N.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structural File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd Line: 32
    Info (12023): Found entity 1: reg_file File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/mux_32t1_32b.vhd
    Info (12022): Found design unit 1: mux_32t1_32b-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/mux_32t1_32b.vhd Line: 28
    Info (12023): Found entity 1: mux_32t1_32b File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/mux_32t1_32b.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/dffg.vhd Line: 32
    Info (12023): Found entity 1: dffg File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/dffg.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-dataflow File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/decoder_5t32.vhd Line: 25
    Info (12023): Found entity 1: decoder_5t32 File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/decoder_5t32.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/dmem.vhd
    Info (12022): Found design unit 1: dmem-rtl File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/dmem.vhd Line: 25
    Info (12023): Found entity 1: dmem File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/dmem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/imem.vhd
    Info (12022): Found design unit 1: imem-rtl File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/imem.vhd Line: 25
    Info (12023): Found entity 1: imem File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/imem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-mixed File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 39
    Info (12023): Found entity 1: MIPS_Processor File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 19
Info (12021): Found 2 design units, including 0 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/MIPS_types.vhd Line: 16
    Info (12022): Found design unit 2: MIPS_types-body File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/MIPS_types.vhd Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v
    Info (12023): Found entity 1: Quartus_synth File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 1
Info (12127): Elaborating entity "Quartus_synth" for the top level hierarchy
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:g_debounce_clk_button" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 31
Info (12128): Elaborating entity "clock_divider_1024" for hierarchy "Debouncer:g_debounce_clk_button|clock_divider_1024:inst1"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:g_clock_divider_slow" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 47
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:g_clock_divider_fast" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 56
Info (12128): Elaborating entity "counter" for hierarchy "counter:g_counter" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 86
Info (12128): Elaborating entity "MIPS_Processor" for hierarchy "MIPS_Processor:g_MIPS_Processor" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Halt" assigned a value but never read File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(61): object "s_Ovfl" assigned a value but never read File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 61
Info (12128): Elaborating entity "imem" for hierarchy "MIPS_Processor:g_MIPS_Processor|imem:g_imem" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 479
Info (12128): Elaborating entity "dmem" for hierarchy "MIPS_Processor:g_MIPS_Processor|dmem:g_dmem" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 490
Info (12128): Elaborating entity "IF_ID_BufferReg" for hierarchy "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 513
Info (12128): Elaborating entity "reg_N_buff" for hierarchy "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/IF_ID_BufferReg.vhd Line: 46
Info (12128): Elaborating entity "dffg" for hierarchy "MIPS_Processor:g_MIPS_Processor|IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:0:DFFI" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/reg_N_buff.vhd Line: 57
Info (12128): Elaborating entity "ID_EX_BufferReg" for hierarchy "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 526
Info (12128): Elaborating entity "reg_N_buff" for hierarchy "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd Line: 88
Info (12128): Elaborating entity "reg_N_buff" for hierarchy "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_WE_SEL" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd Line: 112
Info (12128): Elaborating entity "reg_N_buff" for hierarchy "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd Line: 160
Info (12128): Elaborating entity "reg_N_buff" for hierarchy "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/BufferReg/ID_EX_BufferReg.vhd Line: 280
Info (12128): Elaborating entity "EX_DMEM_BufferReg" for hierarchy "MIPS_Processor:g_MIPS_Processor|EX_DMEM_BufferReg:g_EX_DMEM_BufferReg" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 581
Info (12128): Elaborating entity "DMEM_WB_BufferReg" for hierarchy "MIPS_Processor:g_MIPS_Processor|DMEM_WB_BufferReg:g_DMEM_WB_BufferReg" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 611
Info (12128): Elaborating entity "prefetch" for hierarchy "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 639
Info (12128): Elaborating entity "program_counter" for hierarchy "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|program_counter:g_PC_DFF" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/prefetch.vhd Line: 76
Info (12128): Elaborating entity "ripple_adder" for hierarchy "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/prefetch/prefetch.vhd Line: 86
Info (12128): Elaborating entity "full_adder" for hierarchy "MIPS_Processor:g_MIPS_Processor|prefetch:g_prefetch|ripple_adder:g_PC_plus_4|full_adder:\G_NBit_ADDER:0:ADDERI" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ripple_adder.vhd Line: 47
Info (12128): Elaborating entity "control" for hierarchy "MIPS_Processor:g_MIPS_Processor|control:g_control" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 654
Info (12128): Elaborating entity "reg_file" for hierarchy "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 677
Info (12128): Elaborating entity "decoder_5t32" for hierarchy "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|decoder_5t32:G_5t32_DECODER" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd Line: 64
Info (12128): Elaborating entity "reg_N" for hierarchy "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|reg_N:REG_0" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd Line: 71
Info (12128): Elaborating entity "mux_32t1_32b" for hierarchy "MIPS_Processor:g_MIPS_Processor|reg_file:g_reg_File|mux_32t1_32b:G_MUX_RS" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/RegFile/reg_file.vhd Line: 91
Info (12128): Elaborating entity "branch" for hierarchy "MIPS_Processor:g_MIPS_Processor|branch:g_branch" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 689
Info (12128): Elaborating entity "extend_16t32" for hierarchy "MIPS_Processor:g_MIPS_Processor|extend_16t32:g_extend" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 696
Info (12128): Elaborating entity "ALU" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 703
Info (12128): Elaborating entity "adder_subber" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd Line: 89
Info (12128): Elaborating entity "ones_comp" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/adder_subber.vhd Line: 64
Info (12128): Elaborating entity "invg" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|ones_comp:g_ones_comp|invg:\G_NBit_ones_comp:0:INVI" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ones_comp.vhd Line: 38
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|adder_subber:g_add_sub|mux2t1_N:g_mux2t1_N" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/adder_subber.vhd Line: 70
Info (12128): Elaborating entity "logic" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|logic:g_logic" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd Line: 99
Info (12128): Elaborating entity "shift" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd Line: 106
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|shift:g_shift|mux2t1_N:shampt" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/shift.vhd Line: 48
Info (12128): Elaborating entity "ripple_adder" for hierarchy "MIPS_Processor:g_MIPS_Processor|ALU:g_ALU|ripple_adder:g_ripple_sll" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/ALU/ALU.vhd Line: 114
Info (12128): Elaborating entity "hazardDetection" for hierarchy "MIPS_Processor:g_MIPS_Processor|hazardDetection:g_hazardDetection" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 716
Info (12128): Elaborating entity "forward" for hierarchy "MIPS_Processor:g_MIPS_Processor|forward:g_forward" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/MIPS_Processor.vhd Line: 742
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "seven_seg_decoder:hex0" File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 143
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Mux0 File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/Quartus_synth.v Line: 69
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "MIPS_Processor:g_MIPS_Processor|imem:g_imem|ram" is uninferred due to asynchronous read logic File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/imem.vhd Line: 33
    Info (276007): RAM logic "MIPS_Processor:g_MIPS_Processor|dmem:g_dmem|ram" is uninferred due to asynchronous read logic File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/src_synth/TopLevel/dmem.vhd Line: 33
Warning (113007): Byte addressed memory initialization file "imem.hex" was read in the word-addressed format File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/imem.hex Line: 1
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1089) in the Memory Initialization File "/home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/imem.hex" -- setting initial value for remaining addresses to 0
Warning (113007): Byte addressed memory initialization file "dmem.hex" was read in the word-addressed format File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/dmem.hex Line: 1
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (41) in the Memory Initialization File "/home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/dmem.hex" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|s_Q_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 33
Info (12130): Elaborated megafunction instantiation "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0"
Info (12133): Instantiated megafunction "MIPS_Processor:g_MIPS_Processor|ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_dkm.tdf
    Info (12023): Found entity 1: shift_taps_dkm File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/shift_taps_dkm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v861.tdf
    Info (12023): Found entity 1: altsyncram_v861 File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/altsyncram_v861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/cntr_p8h.tdf Line: 26
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/jmhafele/Documents/Spring_2023/cpre381/Synth/Quartus_synth/db/shift_taps_dkm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 61254 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 61150 logic cells
    Info (21064): Implemented 33 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 939 megabytes
    Info: Processing ended: Thu Apr 27 10:00:44 2023
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:44


