$date
	Sat Sep 11 23:15:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_add1bit $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module test_add1bit $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#10
1!
0%
1$
#20
1#
0$
#30
0!
1"
1$
#40
