\documentclass[preprint]{iacrtrans}

\usepackage{paper}

\title{An exploration of ISEs for AES on RISC-V}
\keywords{AES, ISE, RISC-V}

\ifbool{anonymous}{%
\author{}
\institute{}
}{%
\author{
Ben Marshall\inst{1}                \and
Markku-Juhani O. Saarinen\inst{2}   \and
Dan Page\inst{1}                    \and
(Andy/ Richard / Barry / Claire?)
}
\institute{
    Department of Computer Science, University of Bristol \\ \email{{ben.marshall,daniel.page}@bristol.ac.uk}
    \and
    PQShield, Oxford \\ \email{mjos@pqshield.com}
}
}%

\begin{document}

% =============================================================================

\maketitle

\begin{abstract}
AES is one of the most widely used block ciphers in the world.
RISC-V is a popular open Instruction Set Architecture (ISA) used
for new CPU designs and research in both industry and academia.
Secure and efficient execution of AES is an essential property for any ISA,
particularly in resource constrained environments such as embedded and IoT
class CPUs.
We survey existing approaches to accelerating AES using Instruction Set
Extensions (ISEs) from academia and industry, create RISC-V targeted variants,
and evaluate them for software performance, code size and hardware
implementation cost.
Our work informs on-going efforts to standardise the proposed Cryptographic
ISEs for RISC-V.
\end{abstract}

% =============================================================================

\section{Introduction}
\label{sec:intro}
\input{tex/intro.tex}

% =============================================================================

\section{Background}
\label{sec:bg}

% -----------------------------------------------------------------------------

\subsection{AES  specification}
\label{sec:bg:aes_spec}
\input{tex/bg-aes_spec.tex}

\subsection{AES  Usage}
\label{sec:bg:aes_usage}
\input{tex/bg-aes_usage.tex}

% -----------------------------------------------------------------------------

\subsection{AES implementation}
\label{sec:bg:aes_impl}

\subsubsection{Representation}
\label{sec:bg:aes_impl_rep}
\input{tex/bg-aes_impl_rep.tex}

\subsubsection{Hardware-only implementations}
\label{sec:bg:aes_impl_hw}
\input{tex/bg-aes_impl_hw.tex}
\subsubsection{Software-only implementations}
\label{sec:bg:aes_impl_sw}
\input{tex/bg-aes_impl_sw.tex}
\subsubsection{Hybrid        implementations}
\label{sec:bg:aes_impl_ise}
\input{tex/bg-aes_impl_ise.tex}

\subsubsection{Security}
\label{sec:bg:aes_impl_sec}
\input{tex/bg-aes_impl_sec.tex}

% -----------------------------------------------------------------------------

\subsection{RISC-V}
\label{sec:bg:riscv}
\input{tex/bg-riscv.tex}

% =============================================================================

\section{Design and implementation}
\label{sec:design}

\input{tex/design-selection.tex}

\subsection{Variant 1 (\ISE{1}): column-wise acceleration}
\label{sec:design:v1}
\input{tex/design_v1.tex}

\subsection{Variant 2 (\ISE{2}): combined row/column acceleration}
\label{sec:design:v2}
\input{tex/design_v2.tex}

\subsection{Variant 3 (\ISE{3}): T-tables acceleration}
\label{sec:design:v3}
\input{tex/design_v3.tex}

\subsection{Variant 4 (\ISE{4}): $64$-bit}
\label{sec:design:v4}
\input{tex/design_v4.tex}

\subsection{Variant 5 (\ISE{5}): tiled}
\label{sec:design:v5}
\input{tex/design_v5.tex}

% =============================================================================

\section{AES Evaluation}
\label{sec:eval}
\input{tex/eval-hosts.tex}
\input{tex/eval-results.tex}

% =============================================================================

\section{GCM Evaluation}
\label{sec:eval:gcm}
\input{tex/eval-gcm.tex}

% =============================================================================

\section{Power Side-channel Resistance}
\label{sec:psca}
\input{tex/sca-design.tex}

% =============================================================================

\section{Conclusion}
\label{sec:outro}
\input{tex/outro.tex}

% ============================================================================

\ifbool{anonymous}{}{%
\section*{Acknowledgements}

We would like to thank the anonymous reviewers for their helpful and 
constructive comments.
This work has been supported in part by EPSRC via grant EP/R012288/1, 
under the RISE (\url{http://www.ukrise.org}) programme.
}%

% =============================================================================

\bibliographystyle{alpha}
\bibliography{paper}

% =============================================================================

\appendix

\section{\ISE{1} Mnemonics and pseudo-code}
\label{sec:pseudo:v1}
\input{tex/app-design_v1.tex}

\newpage
\section{\ISE{2} Mnemonics and pseudo-code}
\label{sec:pseudo:v2}
\input{tex/app-design_v2.tex}

\newpage
\section{\ISE{3} Mnemonics and pseudo-code}
\label{sec:pseudo:v3}
\input{tex/app-design_v3.tex}

\newpage
\section{\ISE{4} Mnemonics and pseudo-code}
\label{sec:pseudo:v4}
\input{tex/app-design_v4.tex}

\newpage
\section{\ISE{5} Mnemonics and pseudo-code}
\label{sec:pseudo:v5}
\input{tex/app-design_v5.tex}

% =============================================================================

\end{document}
