---
title: "Constraint solving for synthesis and verification of threshold logic circuits"
collection: publications
date: 2020-08-10
venue: 'Trans. CAD'
paperurl: 'https://doi.org/10.1109/TCAD.2020.3015441'
citation: 'Nian-Ze Lee and Jie-Hong R. Jiang. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 40(5):904-917, 2021.'
---