

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Tue Nov 29 15:36:52 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sum
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    5|    5|         1|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data), !map !26

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !30

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data), !map !34

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !38

ST_1: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @adder_str) nounwind

ST_1: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data, i1* %outStream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data, i1* %inStream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 1.57ns
:8  br label %1


 <State 2>: 2.44ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: i_cast1 [1/1] 0.00ns
:1  %i_cast1 = zext i3 %i to i32

ST_2: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %i, -3

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_1 [1/1] 0.80ns
:4  %i_1 = add i3 %i, 1

ST_2: stg_18 [1/1] 0.00ns
:5  br i1 %exitcond, label %3, label %2

ST_2: empty_2 [1/1] 0.00ns
:0  %empty_2 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %inStream_V_data, i1* %inStream_V_last_V)

ST_2: tmp_data [1/1] 0.00ns (grouped into LUT with out node tmp_data_1)
:1  %tmp_data = extractvalue { i32, i1 } %empty_2, 0

ST_2: tmp_last_V [1/1] 0.00ns
:2  %tmp_last_V = extractvalue { i32, i1 } %empty_2, 1

ST_2: tmp_data_1 [1/1] 2.44ns (out node of the LUT)
:3  %tmp_data_1 = add nsw i32 %tmp_data, %i_cast1

ST_2: stg_23 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %outStream_V_data, i1* %outStream_V_last_V, i32 %tmp_data_1, i1 %tmp_last_V)

ST_2: stg_24 [1/1] 0.00ns
:5  br label %1

ST_2: stg_25 [2/2] 0.00ns
:0  ret void


 <State 3>: 0.00ns
ST_3: stg_26 [1/2] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4      (specbitsmap      ) [ 0000]
stg_5      (specbitsmap      ) [ 0000]
stg_6      (specbitsmap      ) [ 0000]
stg_7      (specbitsmap      ) [ 0000]
stg_8      (spectopmodule    ) [ 0000]
stg_9      (specinterface    ) [ 0000]
stg_10     (specinterface    ) [ 0000]
stg_11     (specinterface    ) [ 0000]
stg_12     (br               ) [ 0110]
i          (phi              ) [ 0010]
i_cast1    (zext             ) [ 0000]
exitcond   (icmp             ) [ 0010]
empty      (speclooptripcount) [ 0000]
i_1        (add              ) [ 0110]
stg_18     (br               ) [ 0000]
empty_2    (read             ) [ 0000]
tmp_data   (extractvalue     ) [ 0000]
tmp_last_V (extractvalue     ) [ 0000]
tmp_data_1 (add              ) [ 0000]
stg_23     (write            ) [ 0000]
stg_24     (br               ) [ 0110]
stg_26     (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outStream_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adder_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="empty_2_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="33" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="stg_23_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="0" index="3" bw="32" slack="0"/>
<pin id="53" dir="0" index="4" bw="1" slack="0"/>
<pin id="54" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="i_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="1"/>
<pin id="60" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="3" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_cast1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="exitcond_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="3" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_data_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="33" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_last_V_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="33" slack="0"/>
<pin id="91" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_data_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_1/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_1_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="36" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="62" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="62" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="40" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="40" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="48" pin=4"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="69" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="94" pin="2"/><net_sink comp="48" pin=3"/></net>

<net id="107"><net_src comp="79" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data | {2 }
	Port: outStream_V_last_V | {2 }
 - Input state : 
	Port: adder : inStream_V_data | {2 }
	Port: adder : inStream_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		i_cast1 : 1
		exitcond : 1
		i_1 : 1
		stg_18 : 2
		tmp_data_1 : 1
		stg_23 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |      i_1_fu_79     |    0    |    3    |
|          |  tmp_data_1_fu_94  |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_73   |    0    |    2    |
|----------|--------------------|---------|---------|
|   read   | empty_2_read_fu_40 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_23_write_fu_48 |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |    i_cast1_fu_69   |    0    |    0    |
|----------|--------------------|---------|---------|
|extractvalue|   tmp_data_fu_85   |    0    |    0    |
|          |  tmp_last_V_fu_89  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    37   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_1_reg_104|    3   |
|  i_reg_58 |    3   |
+-----------+--------+
|   Total   |    6   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   37   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   37   |
+-----------+--------+--------+
