{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681185228153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681185228155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 20:53:48 2023 " "Processing started: Mon Apr 10 20:53:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681185228155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185228155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labproject -c labproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off labproject -c labproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185228155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681185229150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681185229150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kpdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file kpdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kpdecode " "Found entity 1: kpdecode" {  } { { "kpdecode.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/kpdecode.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colseq.sv 1 1 " "Found 1 design units, including 1 entities, in source file colseq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colseq " "Found entity 1: colseq" {  } { { "colseq.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/colseq.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labproject.sv 2 2 " "Found 2 design units, including 2 entities, in source file labproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labproject " "Found entity 1: labproject" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243283 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motortest.sv(23) " "Verilog HDL information at motortest.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681185243286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file motortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motortest " "Found entity 1: motortest" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2length.sv 1 1 " "Found 1 design units, including 1 entities, in source file key2length.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key2length " "Found entity 1: key2length" {  } { { "key2length.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/key2length.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "labproject " "Elaborating entity \"labproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681185243370 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..2\] labproject.sv(1) " "Output port \"GPIO_1\[35..2\]\" at labproject.sv(1) has no driver" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681185243370 "|labproject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[0\] labproject.sv(1) " "Output port \"GPIO_1\[0\]\" at labproject.sv(1) has no driver" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1681185243370 "|labproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "labproject.sv" "pll0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "labproject.sv" "altpll_component" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lab1clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lab1clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681185243463 ""}  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681185243463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab1clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1clk_altpll " "Found entity 1: lab1clk_altpll" {  } { { "db/lab1clk_altpll.v" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/db/lab1clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681185243541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1clk_altpll pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated " "Elaborating entity \"lab1clk_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus22.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colseq colseq:colseq_0 " "Elaborating entity \"colseq\" for hierarchy \"colseq:colseq_0\"" {  } { { "labproject.sv" "colseq_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 colseq.sv(35) " "Verilog HDL assignment warning at colseq.sv(35): truncated value with size 32 to match size of target (2)" {  } { { "colseq.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/colseq.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681185243550 "|labproject|colseq:colseq_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpdecode kpdecode:kpdecode_0 " "Elaborating entity \"kpdecode\" for hierarchy \"kpdecode:kpdecode_0\"" {  } { { "labproject.sv" "kpdecode_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2length key2length:key2length_0 " "Elaborating entity \"key2length\" for hierarchy \"key2length:key2length_0\"" {  } { { "labproject.sv" "key2length_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motortest motortest:motortest_0 " "Elaborating entity \"motortest\" for hierarchy \"motortest:motortest_0\"" {  } { { "labproject.sv" "motortest_0" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185243554 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count motortest.sv(23) " "Verilog HDL Always Construct warning at motortest.sv(23): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681185243555 "|labproject|motortest:motortest_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] motortest.sv(23) " "Inferred latch for \"count\[0\]\" at motortest.sv(23)" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243556 "|labproject|motortest:motortest_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] motortest.sv(23) " "Inferred latch for \"count\[1\]\" at motortest.sv(23)" {  } { { "motortest.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/motortest.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185243556 "|labproject|motortest:motortest_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Pin \"GPIO_1\[0\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "labproject.sv" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/labproject.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681185244566 "|labproject|GPIO_1[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681185244566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681185244653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/output_files/labproject.map.smsg " "Generated suppressed messages file D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/output_files/labproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185245182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681185245467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681185245467 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681185245547 ""}  } { { "db/lab1clk_altpll.v" "" { Text "D:/Documents/Electrical Egneinerineign/thchool/Year 3/Term 2/Digital System Design_robert/Labs/labproject/WIRECUTTER/db/lab1clk_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681185245547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681185245617 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681185245617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681185245617 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681185245617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681185245617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681185245666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 10 20:54:05 2023 " "Processing ended: Mon Apr 10 20:54:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681185245666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681185245666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681185245666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681185245666 ""}
