--- # add with >>> python manage.py loaddata <fixturename>
- model: testbed.gpio
  pk: 1
  fields:
    name: GPIO0
    # description:
    # comment:
    direction: IO
    dir_switch: DIR1
    reg_pru: r31_00
    pin_pru: P8_45
    reg_sys: 26
    pin_sys: P8_14
- model: testbed.gpio
  pk: 2
  fields:
    name: GPIO1
    direction: IO
    dir_switch: DIR1
    reg_pru: r31_01
    pin_pru: P8_46
    reg_sys: 27
    pin_sys: P8_17
- model: testbed.gpio
  pk: 3
  fields:
    name: GPIO2
    direction: IO
    dir_switch: DIR1
    reg_pru: r31_02
    pin_pru: P8_43
    reg_sys: 46
    pin_sys: P8_16
- model: testbed.gpio # TODO: continue, firmware/pru1/main.c -> table
  pk: 4
  fields:
    name: GPIO3
    direction: IO
    dir_switch: DIR1
    reg_pru: r31_03
    pin_pru: P8_44
    reg_sys: 47
    pin_sys: P8_15
- model: testbed.gpio
  pk: 5
  fields:
    name: GPIO4
    direction: I
    reg_pru: r31_04
    pin_pru: P8_41
    reg_sys: 61
    pin_sys: P8_26
- model: testbed.gpio
  pk: 6
  fields:
    name: GPIO5
    direction: I
    reg_pru: r31_05
    pin_pru: P8_42
    reg_sys: 80
    pin_sys: P8_36
- model: testbed.gpio
  pk: 7
  fields:
    name: GPIO6
    direction: I
    reg_pru: r31_06
    pin_pru: P8_39
    reg_sys: 81
    pin_sys: P8_34
- model: testbed.gpio
  pk: 8
  fields:
    name: GPIO7
    description: alias UART_RX
    direction: I
    reg_pru: r31_07
    pin_pru: P8_40
    reg_sys: 14
    pin_sys: P9_26
- model: testbed.gpio
  pk: 9
  fields:
    name: GPIO8
    description: alias UART_TX
    direction: IO
    dir_switch: DIR2
    reg_pru: r31_08
    pin_pru: P8_27
    reg_sys: 15
    pin_sys: P9_24
- model: testbed.gpio
  pk: 10
  fields:
    name: BAT_OK
    description: signal from vSource (PRU) to target
    direction: O
    reg_pru: r30_09
    pin_pru: P8_29
    # reg_sys:
    # pin_sys:
- model: testbed.gpio
  pk: 11
  fields:
    name: PRG1_CLK
    description: alias JTAG_TCK
    direction: O
    # reg_pru:
    reg_sys: 5
    pin_sys: P9_17
- model: testbed.gpio
  pk: 12
  fields:
    name: PRG1_IO
    description: alias JTAG_TDI
    direction: IO
    dir_switch: PDIR1
    # reg_pru:
    reg_sys: 4
    pin_sys: P9_18
- model: testbed.gpio
  pk: 13
  fields:
    name: PRG2_CLK
    description: alias JTAG_TDO
    direction: O
    # reg_pru:
    reg_sys: 8
    pin_sys: P8_35
- model: testbed.gpio
  pk: 14
  fields:
    name: PRG2_IO
    description: alias JTAG_TMS
    direction: IO
    dir_switch: PDIR2
    # reg_pru:
    reg_sys: 9
    pin_sys: P8_33
- model: testbed.gpio
  pk: 15
  fields:
    name: DIR1
    description: changes direction of GPIO[0:3]
    direction: O
    # reg_pru:
    reg_sys: 78
    pin_sys: P8_37
- model: testbed.gpio
  pk: 16
  fields:
    name: DIR2
    description: changes direction of GPIO8
    direction: O
    # reg_pru:
    reg_sys: 79
    pin_sys: P8_38
- model: testbed.gpio
  pk: 17
  fields:
    name: PDIR1
    description: changes direction PRG1_IO
    direction: O
    # reg_pru:
    reg_sys: 10
    pin_sys: P8_31
- model: testbed.gpio
  pk: 18
  fields:
    name: PDIR2
    description: changes direction PRG2_IO
    direction: O
    # reg_pru:
    reg_sys: 11
    pin_sys: P8_32
