<root><simulation><result_generated_time />2023-05-12 21:56:37<layer><layer_spec />{'B': 1, 'K': 64, 'C': 128, 'OY': 112, 'OX': 112, 'IY': 116, 'IX': 116, 'FY': 5, 'FX': 5, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2569011200<total_data_size_element />{'W': 204800, 'I': 1722368, 'O': 802816}<total_data_reuse />{'W': 12544, 'I': 1491.5576694411416, 'O': 3200}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />35/78</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [40, 1, 1], 'I': [80, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 16)]], [[('FY', 5), ('K', 4)], [('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('FY', 5)], [('OY', 16)]], [], []]<O />[[[('FY', 5)], []], [[('K', 4)], [('OY', 16), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 5)], [('C', 128), ('OX', 16), ('OY', 7), ('K', 8)], []]<I />[[('OX', 7), ('FX', 5)], [('C', 128), ('OX', 16), ('OY', 7), ('K', 8)], []]<O />[[('OX', 7), ('FX', 5), ('C', 128)], [('OX', 16), ('OY', 7), ('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [16.0, 7, 112, 1], 'I': [32.0, 3.18, 14.65, 1.0], 'O': [5.0, 640, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [40, 1638400, 1638400], 'I': [88, 13778944, 13778944], 'O': [56, 6422528, 6422528], 'O_partial': [56, 0, 0], 'O_final': [0, 6422528, 6422528]}<actual_mem_utilization_individual />{'W': [0.08, 0.05, 0.0], 'I': [0.17, 0.41, 0.0], 'O': [0.11, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.08, 0.65, 0.0], 'I': [0.17, 0.65, 0.0], 'O': [0.11, 0.65, 0.0]}<effective_mem_size_bit />{'W': [8, 204800, 1638400], 'I': [88, 13778944, 13778944], 'O': [56, 401408, 6422528], 'O_partial': [56, 0, 0], 'O_final': [0, 401408, 6422528]}<total_unit_count />{'W': [640, 40, 1, 1], 'I': [640, 80, 1, 1], 'O': [640, 128, 1, 1]}<unique_unit_count />{'W': [40, 40, 1, 1], 'I': [20, 20, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [16.0, 1.0, 1.0, 1.0], 'I': [32.0, 4.0, 1.0, 1.0], 'O': [5.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[22937600, 22937600], [22937600, 204800], [204800, 0]]<I />[[321126400, 100925440], [25231360, 1722368], [1722368, 0]]<O />[[(512999424, 513802240), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(512999424, 513802240), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2867200, 2867200], [358400, 3200], [800, 0]]<I />[[40140800, 12615680], [394240, 26912], [6728, 0]]<O />[[(64124928, 64225280), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([64124928, 64225280], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />2569011200<idle />1541406720</mac_count></basic_info><energy><total_energy />5693092634.2<mem_energy_breakdown><W />[2008.7, 38029.3, 1065.5]<I />[18087.5, 44005.5, 8960.7]<O />[44995.1, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />5615858483.2<idle_MAC />77070336.0<total />5692928819.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6203<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.9926<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />4044196<latency_cycle_without_data_loading />4014080<ideal_computing_cycle />4014080<data_loading><load_cycle_total />30116<load_cycle_individual />{'W': [4, 3200, 0], 'I': [4, 26912, 0]}<load_cycle_combined />{'W': 3200, 'I': 26912}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4014079], [-3899358, -3669984], [-4014080, -4014080]], 'I': [[-4014079], [-3899358, -3669984], [-4014080, -4014080]], 'O': [[-4014080], [-4013184, -4001536], [-4001536, -4010944]]}<mem_stall_cycle_shared />{'W': [[-4014079], [-3899358, 0], [0, 0]], 'I': [[-4014079], [-3899358, 0], [0, 0]], 'O': [[-4014080], [-4013184, -4001536], [-4001536, -4010944]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [40, 1638400, 1638400], 'I': [88, 13778944, 13778944], 'O': [56, 6422528, 6422528], 'O_partial': [56, 0, 0], 'O_final': [0, 6422528, 6422528]}<data_size_each_level_total />{'W': [1600, 1638400, 1638400], 'I': [1760, 13778944, 13778944], 'O': [7168, 6422528, 6422528]}<loop_cycles_each_level />{'W': [35, 4014080, 4014080], 'I': [35, 4014080, 4014080], 'O': [4480, 4014080, 4014080]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [5, 8, 1], 'O': [640, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [45.7, 0.4], [0.4, 0.4]], 'I': [[8.0, 2.5], [50.3, 3.4], [3.4, 3.4]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [45.7, 0.4], [0.4, 0.4]], 'I': [[8.0, 12.6], [251.4, 27.5], [27.5, 3.4]], 'O': [[8.0, 8.0], [1024.0, 1.6], [1.6, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [45.7, 0.4], [0.4, 0]], 'I': [[8.0, 2.5], [50.3, 3.4], [3.4, 0]], 'O': [[8.0, 0.0], [1.6, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [97.6, 5.4], [3.8, 1.6]], 'I': [[8.0, 2.5], [97.6, 5.4], [3.8, 1.6]], 'O': [[8.0, 0.0], [97.6, 5.4], [3.8, 1.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4014080], [35, 35, 114688], [4014080, 4014080, 1]], 'I': [[1, 1, 4014080], [35, 35, 114688], [4014080, 4014080, 1]], 'O': [[1, 1, 4014080], [4480, 4480, 896], [4014080, 4014080, 1]]}<trans_time_real />{'W': [[0, 1, 4014080], [[1, 35, 114688], [3, 35, 114688]], [[3200, 4014080, 1], [800, 4014080, 1]]], 'I': [[0, 1, 4014080], [[1, 35, 114688], [3, 35, 114688]], [[26912, 4014080, 1], [6728, 4014080, 1]]], 'O': [[0, 1, 4014080], [[1, 4480, 896], [14, 4480, 896]], [[12544, 4014080, 1], [3136, 4014080, 1]]]}<single_stall_cycle />{'W': [[-1], [-34, -32], [-4010880, -4013280]], 'I': [[-1], [-34, -32], [-3987168, -4007352]], 'O': [[-1], [-4479, -4466], [-4001536, -4010944]]}<single_stall_count />{'W': [4014079, 114687, 0], 'I': [4014079, 114687, 0], 'O': [4014080, 896, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}, 1: {'W': [344061, 0], 'I': [344061, 0], 'O': [12544, 12544]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4014080, -4014080], [-4001536, -4014080]], 1: [[-3325958, -4014080], [-4001536, -4001536]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />3</simulation></root>