$version Generated by VerilatedVcd $end
$date Mon Sep  9 14:58:20 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % y $end
  $scope module and_gate $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#10
0#
0$
0%
