0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1119_ram_windows/1119_ram_windows.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/1119_ram_windows/1119_ram_windows.srcs/sim_1/new/tb_ram_systemverilog.sv,1732064958,systemVerilog,,,,$unit_tb_ram_systemverilog_sv;ram_interface;tb_ram_systemverilog,,uvm,,,,,,
D:/GitHub/harman_Verilog/1119_ram_windows/1119_ram_windows.srcs/sources_1/new/ram.v,1732060458,verilog,,,,ram,,uvm,,,,,,
