Lab 3 - Single Cycle Implementation
====================

This lab consists of verilog code for a single cycle implementation for ARM architecture with the following limited instruction set:

* Shift Arithmetic Right
* Shift Logical Right
* Shift Circular Right
* Shift Logical Left
* Shift Circular Left
* Add
* Add immediate
* Sub
* Sub immediate
* Branch if Zero
* Jump to Register



The pdf serves as a better Readme with a diagram as well as notations of modules implemented in the code.
