{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616027915434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616027915435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 17:38:34 2021 " "Processing started: Wed Mar 17 17:38:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616027915435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616027915435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616027915435 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616027915588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616027917091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616027917091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027917156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027917156 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616027918180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616027918180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616027918180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616027918180 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1616027918180 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616027918228 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name LED_bounce:one_Hz\|counter:LED_counter\|CLK_out LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " "create_clock -period 40.000 -name LED_bounce:one_Hz\|counter:LED_counter\|CLK_out LED_bounce:one_Hz\|counter:LED_counter\|CLK_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616027918237 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027918237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1616027918238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027952667 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616027952673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.497 " "Worst-case setup slack is 7.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.497               0.000 CLOCK_50  " "    7.497               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.841               0.000 altera_reserved_tck  " "    9.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.810               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   14.810               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.190               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   15.190               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.662               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.662               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.677               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.677               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.757               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   16.757               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.707               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.707               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.851               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   34.851               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.338               0.000 LED_bounce:one_Hz\|counter:LED_counter\|CLK_out  " "   35.338               0.000 LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.682               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   36.682               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027952955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027952955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.273               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.297               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLOCK_50  " "    0.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.410               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.535               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.681               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.690               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 LED_bounce:one_Hz\|counter:LED_counter\|CLK_out  " "    0.857               0.000 LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.188               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.188               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.442               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "    2.442               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027953014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.486 " "Worst-case recovery slack is 4.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.486               0.000 speed_down_event_trigger  " "    4.486               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.007               0.000 speed_up_event_trigger  " "    5.007               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.038               0.000 CLOCK_50  " "    6.038               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.717               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   14.717               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.858               0.000 doublesync:key2_doublsync\|reg2  " "   14.858               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.066               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.066               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.323               0.000 altera_reserved_tck  " "   27.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027953041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.543 " "Worst-case removal slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 CLOCK_50  " "    0.543               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 altera_reserved_tck  " "    0.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.538               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.231               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.231               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.442               0.000 doublesync:key2_doublsync\|reg2  " "    3.442               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.251               0.000 speed_up_event_trigger  " "   13.251               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.683               0.000 speed_down_event_trigger  " "   13.683               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027953064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.515 " "Worst-case minimum pulse width slack is 8.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.515               0.000 CLOCK_50  " "    8.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.059               0.000 altera_reserved_tck  " "   15.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.783               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.783               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.191               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.191               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.329               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.329               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.368               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.368               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.383               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.383               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.385               0.000 speed_up_event_trigger  " "   19.385               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.398               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg  " "   19.398               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.400               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.400               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.404               0.000 LED_bounce:one_Hz\|counter:LED_counter\|CLK_out  " "   19.404               0.000 LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.407               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.407               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.420               0.000 doublesync:key2_doublsync\|reg2  " "   19.420               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.422               0.000 speed_down_event_trigger  " "   19.422               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616027953077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616027953077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616027953147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616027953147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616027953147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616027953147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.325 ns " "Worst Case Available Settling Time: 26.325 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616027953147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616027953147 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.497 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.497  " "Path #1: Setup slack is 7.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[0\] " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      3.769  R        clock network delay " "     3.769      3.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[0\] " "     3.769      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.769      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[0\]\|q " "     3.769      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.434      1.665 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     5.434      1.665 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.001      0.567 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.001      0.567 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.451      3.451  F        clock network delay " "    13.451      3.451  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.808      0.357           clock pessimism removed " "    13.808      0.357           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498     -0.310           clock uncertainty " "    13.498     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.498      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.498      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.001 " "Data Arrival Time  :     6.001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.498 " "Data Required Time :    13.498" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.497  " "Slack              :     7.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953185 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953185 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.841 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.841" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.841  " "Path #1: Setup slack is 9.841 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      2.125  R        clock network delay " "     2.125      2.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\] " "     2.125      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_0\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\|q " "     2.125      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.453      2.328 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datae " "     4.453      2.328 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.639      0.186 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.639      0.186 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.689      1.050 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     5.689      1.050 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      0.253 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.942      0.253 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.629      0.687 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datab " "     6.629      0.687 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.105      0.476 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     7.105      0.476 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.818      0.713 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|dataf " "     7.818      0.713 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.900      0.082 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|combout " "     7.900      0.082 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.111      0.211 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datad " "     8.111      0.211 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.529      0.418 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     8.529      0.418 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.529      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     8.529      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.746      0.217 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.746      0.217 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.854      2.188  F        clock network delay " "    18.854      2.188  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.897      0.043           clock pessimism removed " "    18.897      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.587     -0.310           clock uncertainty " "    18.587     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.587      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.587      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.746 " "Data Arrival Time  :     8.746" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.587 " "Data Required Time :    18.587" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.841  " "Slack              :     9.841 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.810 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.810" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.810  " "Path #1: Setup slack is 14.810 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : frequency_divider:audio_clock\|counter:tone\|CLK_out " "From Node    : frequency_divider:audio_clock\|counter:tone\|CLK_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\] " "To Node      : sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.796      3.796  R        clock network delay " "    23.796      3.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.796      0.000     uTco  frequency_divider:audio_clock\|counter:tone\|CLK_out " "    23.796      0.000     uTco  frequency_divider:audio_clock\|counter:tone\|CLK_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.796      0.000 FF  CELL  audio_clock\|tone\|CLK_out\|q " "    23.796      0.000 FF  CELL  audio_clock\|tone\|CLK_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.874      2.078 FF    IC  auto_signaltap_0\|acq_trigger_in_reg\[288\]\|asdata " "    25.874      2.078 FF    IC  auto_signaltap_0\|acq_trigger_in_reg\[288\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.381      0.507 FF  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\] " "    26.381      0.507 FF  CELL  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.541      1.541  R        clock network delay " "    41.541      1.541  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.191     -0.350           clock uncertainty " "    41.191     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.191      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\] " "    41.191      0.000     uTsu  sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[288\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.381 " "Data Arrival Time  :    26.381" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.191 " "Data Required Time :    41.191" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.810  " "Slack              :    14.810 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.190 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.190" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.190  " "Path #1: Setup slack is 15.190 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[11\] " "From Node    : scope_sampling_clock_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[11\] " "To Node      : regd_actual_7seg_output\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      3.769  R        clock network delay " "    23.769      3.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      0.000     uTco  scope_sampling_clock_count\[11\] " "    23.769      0.000     uTco  scope_sampling_clock_count\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.769      0.000 FF  CELL  scope_sampling_clock_count\[11\]\|q " "    23.769      0.000 FF  CELL  scope_sampling_clock_count\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.655      0.886 FF    IC  regd_actual_7seg_output\[11\]\|asdata " "    24.655      0.886 FF    IC  regd_actual_7seg_output\[11\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.165      0.510 FF  CELL  regd_actual_7seg_output\[11\] " "    25.165      0.510 FF  CELL  regd_actual_7seg_output\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.705      0.705  R        clock network delay " "    40.705      0.705  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.355     -0.350           clock uncertainty " "    40.355     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.355      0.000     uTsu  regd_actual_7seg_output\[11\] " "    40.355      0.000     uTsu  regd_actual_7seg_output\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.165 " "Data Arrival Time  :    25.165" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.355 " "Data Required Time :    40.355" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.190  " "Slack              :    15.190 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953218 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.662 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.662  " "Path #1: Setup slack is 15.662 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.612      0.612 FF    IC  audio_control\|u4\|LRCK_1X~0\|dataa " "    20.612      0.612 FF    IC  audio_control\|u4\|LRCK_1X~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.092      0.480 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    21.092      0.480 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.022      3.930 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataa " "    25.022      3.930 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.475      0.453 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout " "    25.475      0.453 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.475      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d " "    25.475      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.694      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    25.694      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.736      1.736  R        clock network delay " "    41.736      1.736  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.356     -0.380           clock uncertainty " "    41.356     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.356      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.356      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.694 " "Data Arrival Time  :    25.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.356 " "Data Required Time :    41.356" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.662  " "Slack              :    15.662 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953221 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.677 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.677" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.677  " "Path #1: Setup slack is 15.677 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.754      3.754  R        clock network delay " "    23.754      3.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.754      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\] " "    23.754      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.754      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[7\]\|q " "    23.754      0.000 FF  CELL  interface_actual_audio_data_left\|raw_outdata\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.366      0.612 FF    IC  interface_actual_audio_data_left\|outdata\[7\]\|asdata " "    24.366      0.612 FF    IC  interface_actual_audio_data_left\|outdata\[7\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.834      0.468 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\] " "    24.834      0.468 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.861      0.861  R        clock network delay " "    40.861      0.861  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.511     -0.350           clock uncertainty " "    40.511     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.511      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\] " "    40.511      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.834 " "Data Arrival Time  :    24.834" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.511 " "Data Required Time :    40.511" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.677  " "Slack              :    15.677 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.757 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.757" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953225 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.757  " "Path #1: Setup slack is 16.757 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_down_event_trigger " "From Node    : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_down_event_trigger " "To Node      : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_down_event_trigger (INVERTED) " "Launch Clock : speed_down_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.245      0.245 FF    IC  speed_down_event_trigger~0\|datac " "    20.245      0.245 FF    IC  speed_down_event_trigger~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.685      0.440 FF  CELL  speed_down_event_trigger~0\|combout " "    20.685      0.440 FF  CELL  speed_down_event_trigger~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.271      2.586 FF    IC  speed_down_event_trigger\|asdata " "    23.271      2.586 FF    IC  speed_down_event_trigger\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.781      0.510 FF  CELL  speed_down_event_trigger " "    23.781      0.510 FF  CELL  speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.918      0.918  R        clock network delay " "    40.918      0.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.538     -0.380           clock uncertainty " "    40.538     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.538      0.000     uTsu  speed_down_event_trigger " "    40.538      0.000     uTsu  speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.781 " "Data Arrival Time  :    23.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.538 " "Data Required Time :    40.538" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.757  " "Slack              :    16.757 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953225 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953225 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.707 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.707" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.707  " "Path #1: Setup slack is 17.707 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.115      1.115 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf " "     1.115      1.115 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.083 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.198      0.083 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.828      0.630 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab " "     1.828      0.630 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.449 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "     2.277      0.449 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "     2.277      0.000 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.496      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.496      0.219 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.583      0.583  F        clock network delay " "    20.583      0.583  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.203     -0.380           clock uncertainty " "    20.203     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.203      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.203      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.496 " "Data Arrival Time  :     2.496" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.203 " "Data Required Time :    20.203" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.707  " "Slack              :    17.707 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.851 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.851" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.851  " "Path #1: Setup slack is 34.851 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      1.179  R        clock network delay " "     1.179      1.179  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\] " "     1.179      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.179      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[3\]\|q " "     1.179      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.610      1.431 FF    IC  audio_control\|u3\|LessThan1~0\|datad " "     2.610      1.431 FF    IC  audio_control\|u3\|LessThan1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.439 FF  CELL  audio_control\|u3\|LessThan1~0\|combout " "     3.049      0.439 FF  CELL  audio_control\|u3\|LessThan1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.679 FF    IC  audio_control\|u3\|mI2C_DATA\[13\]~0\|datab " "     3.728      0.679 FF    IC  audio_control\|u3\|mI2C_DATA\[13\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.198      0.470 FF  CELL  audio_control\|u3\|mI2C_DATA\[13\]~0\|combout " "     4.198      0.470 FF  CELL  audio_control\|u3\|mI2C_DATA\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.951      0.753 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]\|sload " "     4.951      0.753 FF    IC  audio_control\|u3\|mI2C_DATA\[15\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.743      0.792 FR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "     5.743      0.792 FR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.969      0.969  R        clock network delay " "    40.969      0.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.974      0.005           clock pessimism removed " "    40.974      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.594     -0.380           clock uncertainty " "    40.594     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.594      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\] " "    40.594      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.743 " "Data Arrival Time  :     5.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.594 " "Data Required Time :    40.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.851  " "Slack              :    34.851 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.338 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{LED_bounce:one_Hz\|counter:LED_counter\|CLK_out\}\] " "-to_clock \[get_clocks \{LED_bounce:one_Hz\|counter:LED_counter\|CLK_out\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 35.338  " "Path #1: Setup slack is 35.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LED_bounce:one_Hz\|LEDR\[3\] " "From Node    : LED_bounce:one_Hz\|LEDR\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LED_bounce:one_Hz\|LEDR\[0\] " "To Node      : LED_bounce:one_Hz\|LEDR\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " "Launch Clock : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " "Latch Clock  : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.880      0.880  R        clock network delay " "     0.880      0.880  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.880      0.000     uTco  LED_bounce:one_Hz\|LEDR\[3\] " "     0.880      0.000     uTco  LED_bounce:one_Hz\|LEDR\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.880      0.000 FF  CELL  one_Hz\|LEDR\[3\]\|q " "     0.880      0.000 FF  CELL  one_Hz\|LEDR\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.424      1.544 FF    IC  one_Hz\|WideOr0~1\|datac " "     2.424      1.544 FF    IC  one_Hz\|WideOr0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.841      0.417 FF  CELL  one_Hz\|WideOr0~1\|combout " "     2.841      0.417 FF  CELL  one_Hz\|WideOr0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.067      0.226 FF    IC  one_Hz\|LEDR~2\|datad " "     3.067      0.226 FF    IC  one_Hz\|LEDR~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.390 FR  CELL  one_Hz\|LEDR~2\|combout " "     3.457      0.390 FR  CELL  one_Hz\|LEDR~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.181 RR    IC  one_Hz\|LEDR~3\|dataa " "     3.638      0.181 RR    IC  one_Hz\|LEDR~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.134      0.496 RF  CELL  one_Hz\|LEDR~3\|combout " "     4.134      0.496 RF  CELL  one_Hz\|LEDR~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      0.348 FF    IC  one_Hz\|LEDR\[0\]\|asdata " "     4.482      0.348 FF    IC  one_Hz\|LEDR\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.993      0.511 FF  CELL  LED_bounce:one_Hz\|LEDR\[0\] " "     4.993      0.511 FF  CELL  LED_bounce:one_Hz\|LEDR\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.680      0.680  R        clock network delay " "    40.680      0.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.711      0.031           clock pessimism removed " "    40.711      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.331     -0.380           clock uncertainty " "    40.331     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.331      0.000     uTsu  LED_bounce:one_Hz\|LEDR\[0\] " "    40.331      0.000     uTsu  LED_bounce:one_Hz\|LEDR\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.993 " "Data Arrival Time  :     4.993" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.331 " "Data Required Time :    40.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    35.338  " "Slack              :    35.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.682 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.682" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 36.682  " "Path #1: Setup slack is 36.682 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.374      1.374  F        clock network delay " "    21.374      1.374  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.374      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\] " "    21.374      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.374      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q " "    21.374      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.016      0.642 FF    IC  audio_control\|u5\|Add0~1\|datad " "    22.016      0.642 FF    IC  audio_control\|u5\|Add0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.317      0.301 FF  CELL  audio_control\|u5\|Add0~1\|combout " "    22.317      0.301 FF  CELL  audio_control\|u5\|Add0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.461      1.144 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata " "    23.461      1.144 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.974      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    23.974      0.513 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.935      0.935  F        clock network delay " "    60.935      0.935  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.036      0.101           clock pessimism removed " "    61.036      0.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.656     -0.380           clock uncertainty " "    60.656     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.656      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    60.656      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.974 " "Data Arrival Time  :    23.974" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    60.656 " "Data Required Time :    60.656" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    36.682  " "Slack              :    36.682 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.273 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.273  " "Path #1: Hold slack is 0.273 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.005      1.005  R        clock network delay " "     1.005      1.005  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.005      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\] " "     1.005      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.005      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[4\]\|q " "     1.005      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.199 FF    IC  audio_control\|u3\|mI2C_DATA\[4\]~DUPLICATE\|asdata " "     1.204      0.199 FF    IC  audio_control\|u3\|mI2C_DATA\[4\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.450      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]~DUPLICATE " "     1.450      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262      1.262  R        clock network delay " "     1.262      1.262  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177     -0.085           clock pessimism removed " "     1.177     -0.085           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177      0.000           clock uncertainty " "     1.177      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]~DUPLICATE " "     1.177      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[4\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.450 " "Data Arrival Time  :     1.450" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.177 " "Data Required Time :     1.177" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.273  " "Slack              :     0.273 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953238 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.293 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.293  " "Path #1: Hold slack is 0.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      2.210  R        clock network delay " "     2.210      2.210  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "     2.210      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|q " "     2.210      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.432      0.222 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|asdata " "     2.432      0.222 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.673      0.241 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "     2.673      0.241 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.534      2.534  R        clock network delay " "     2.534      2.534  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380     -0.154           clock pessimism removed " "     2.380     -0.154           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380      0.000           clock uncertainty " "     2.380      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.380      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\] " "     2.380      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.673 " "Data Arrival Time  :     2.673" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.380 " "Data Required Time :     2.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.293  " "Slack              :     0.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953253 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.297 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.297" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.297  " "Path #1: Hold slack is 0.297 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.550      1.550  R        clock network delay " "     1.550      1.550  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.550      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\] " "     1.550      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.550      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]\|q " "     1.550      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      0.204 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]\|asdata " "     1.754      0.204 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.263 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\] " "     2.017      0.263 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      1.888  R        clock network delay " "     1.888      1.888  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720     -0.168           clock pessimism removed " "     1.720     -0.168           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.000           clock uncertainty " "     1.720      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\] " "     1.720      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|\\buffer_manager:next_address\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.017 " "Data Arrival Time  :     2.017" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.720 " "Data Required Time :     1.720" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.297  " "Slack              :     0.297 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953279 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.380  " "Path #1: Hold slack is 0.380 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\] " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\] " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      3.341  R        clock network delay " "     3.341      3.341  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\] " "     3.341      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data\[2\]\|q " "     3.341      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.341      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data~2\|datae " "     3.341      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data~2\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.740      0.399 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data~2\|combout " "     3.740      0.399 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.740      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data\[2\]\|d " "     3.740      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|lcd_output_data\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.796      0.056 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\] " "     3.796      0.056 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.809      3.809  R        clock network delay " "     3.809      3.809  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416     -0.393           clock pessimism removed " "     3.416     -0.393           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      0.000           clock uncertainty " "     3.416      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\] " "     3.416      0.000      uTh  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|lcd_output_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.796 " "Data Arrival Time  :     3.796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.416 " "Data Required Time :     3.416" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.380  " "Slack              :     0.380 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953280 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.410 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.410" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.410  " "Path #1: Hold slack is 0.410 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : updown_counter\[5\] " "From Node    : updown_counter\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : updown_counter\[5\] " "To Node      : updown_counter\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.943  R        clock network delay " "     0.943      0.943  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.000     uTco  updown_counter\[5\] " "     0.943      0.000     uTco  updown_counter\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.000 FF  CELL  updown_counter\[5\]\|q " "     0.943      0.000 FF  CELL  updown_counter\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.267      0.324 FF    IC  Add0~9\|datac " "     1.267      0.324 FF    IC  Add0~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      0.201 FR  CELL  Add0~9\|sumout " "     1.468      0.201 FR  CELL  Add0~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      0.000 RR    IC  updown_counter\[5\]\|d " "     1.468      0.000 RR    IC  updown_counter\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.523      0.055 RR  CELL  updown_counter\[5\] " "     1.523      0.055 RR  CELL  updown_counter\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.185      1.185  R        clock network delay " "     1.185      1.185  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.113     -0.072           clock pessimism removed " "     1.113     -0.072           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.113      0.000           clock uncertainty " "     1.113      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.113      0.000      uTh  updown_counter\[5\] " "     1.113      0.000      uTh  updown_counter\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.523 " "Data Arrival Time  :     1.523" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.113 " "Data Required Time :     1.113" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.410  " "Slack              :     0.410 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953283 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.535 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953285 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.535  " "Path #1: Hold slack is 0.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      1.740  R        clock network delay " "     1.740      1.740  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "     1.740      0.000     uTco  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[2\]\|q " "     1.740      0.000 FF  CELL  audio_control\|u4\|LRCK_1X_DIV\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.959      0.219 FF    IC  audio_control\|u4\|Add1~17\|datac " "     1.959      0.219 FF    IC  audio_control\|u4\|Add1~17\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.159      0.200 FR  CELL  audio_control\|u4\|Add1~17\|sumout " "     2.159      0.200 FR  CELL  audio_control\|u4\|Add1~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341      0.182 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[2\]~feeder\|dataf " "     2.341      0.182 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[2\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.390      0.049 RR  CELL  audio_control\|u4\|LRCK_1X_DIV\[2\]~feeder\|combout " "     2.390      0.049 RR  CELL  audio_control\|u4\|LRCK_1X_DIV\[2\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.390      0.000 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[2\]\|d " "     2.390      0.000 RR    IC  audio_control\|u4\|LRCK_1X_DIV\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.447      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "     2.447      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.073      2.073  R        clock network delay " "     2.073      2.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912     -0.161           clock pessimism removed " "     1.912     -0.161           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.000           clock uncertainty " "     1.912      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "     1.912      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.447 " "Data Arrival Time  :     2.447" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.912 " "Data Required Time :     1.912" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.535  " "Slack              :     0.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.681 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.681" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.681  " "Path #1: Hold slack is 0.681 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.936      0.936  F        clock network delay " "    20.936      0.936  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.936      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    20.936      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.936      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    20.936      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.155      0.219 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataa " "    21.155      0.219 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.528      0.373 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    21.528      0.373 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.714      0.186 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata " "    21.714      0.186 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.954      0.240 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.954      0.240 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.374      1.374  F        clock network delay " "    21.374      1.374  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.273     -0.101           clock pessimism removed " "    21.273     -0.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.273      0.000           clock uncertainty " "    21.273      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.273      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    21.273      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.954 " "Data Arrival Time  :    21.954" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.273 " "Data Required Time :    21.273" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.681  " "Slack              :     0.681 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.690 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.690" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.690  " "Path #1: Hold slack is 0.690 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.056      1.056 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf " "    21.056      1.056 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.110      0.054 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    21.110      0.054 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.579      0.469 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab " "    21.579      0.469 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.956      0.377 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout " "    21.956      0.377 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.956      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d " "    21.956      0.000 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.013      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.013      0.057 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.943      0.943  F        clock network delay " "    20.943      0.943  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.323      0.380           clock uncertainty " "    21.323      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.323      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.323      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.013 " "Data Arrival Time  :    22.013" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.323 " "Data Required Time :    21.323" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.690  " "Slack              :     0.690 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.857 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.857" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{LED_bounce:one_Hz\|counter:LED_counter\|CLK_out\}\] " "-to_clock \[get_clocks \{LED_bounce:one_Hz\|counter:LED_counter\|CLK_out\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.857  " "Path #1: Hold slack is 0.857 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LED_bounce:one_Hz\|LEDR\[6\] " "From Node    : LED_bounce:one_Hz\|LEDR\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LED_bounce:one_Hz\|LEDR\[2\] " "To Node      : LED_bounce:one_Hz\|LEDR\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " "Launch Clock : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out " "Latch Clock  : LED_bounce:one_Hz\|counter:LED_counter\|CLK_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.680      0.680  R        clock network delay " "     0.680      0.680  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.680      0.000     uTco  LED_bounce:one_Hz\|LEDR\[6\] " "     0.680      0.000     uTco  LED_bounce:one_Hz\|LEDR\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.680      0.000 RR  CELL  one_Hz\|LEDR\[6\]\|q " "     0.680      0.000 RR  CELL  one_Hz\|LEDR\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      0.474 RR    IC  one_Hz\|Decoder0~6\|dataf " "     1.154      0.474 RR    IC  one_Hz\|Decoder0~6\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.051 RR  CELL  one_Hz\|Decoder0~6\|combout " "     1.205      0.051 RR  CELL  one_Hz\|Decoder0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596      0.391 RR    IC  one_Hz\|LEDR~5\|dataf " "     1.596      0.391 RR    IC  one_Hz\|LEDR~5\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      0.053 RF  CELL  one_Hz\|LEDR~5\|combout " "     1.649      0.053 RF  CELL  one_Hz\|LEDR~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      0.000 FF    IC  one_Hz\|LEDR\[2\]\|d " "     1.649      0.000 FF    IC  one_Hz\|LEDR\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.057 FF  CELL  LED_bounce:one_Hz\|LEDR\[2\] " "     1.706      0.057 FF  CELL  LED_bounce:one_Hz\|LEDR\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.880      0.880  R        clock network delay " "     0.880      0.880  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.849     -0.031           clock pessimism removed " "     0.849     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.849      0.000           clock uncertainty " "     0.849      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.849      0.000      uTh  LED_bounce:one_Hz\|LEDR\[2\] " "     0.849      0.000      uTh  LED_bounce:one_Hz\|LEDR\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.706 " "Data Arrival Time  :     1.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.849 " "Data Required Time :     0.849" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.857  " "Slack              :     0.857 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.188  " "Path #1: Hold slack is 2.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.311      3.311  R        clock network delay " "    23.311      3.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.311      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\] " "    23.311      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.311      0.000 RR  CELL  interface_actual_audio_data_right\|raw_outdata\[3\]\|q " "    23.311      0.000 RR  CELL  interface_actual_audio_data_right\|raw_outdata\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.617      0.306 RR    IC  interface_actual_audio_data_right\|outdata\[3\]\|asdata " "    23.617      0.306 RR    IC  interface_actual_audio_data_right\|outdata\[3\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.863      0.246 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "    23.863      0.246 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.325      1.325  F        clock network delay " "    21.325      1.325  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.675      0.350           clock uncertainty " "    21.675      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.675      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "    21.675      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.863 " "Data Arrival Time  :    23.863" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.675 " "Data Required Time :    21.675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.188  " "Slack              :     2.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953293 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.442 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.442" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.442  " "Path #1: Hold slack is 2.442 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[2\] " "From Node    : scope_sampling_clock_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[2\] " "To Node      : regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      3.313  R        clock network delay " "     3.313      3.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.000     uTco  scope_sampling_clock_count\[2\] " "     3.313      0.000     uTco  scope_sampling_clock_count\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.000 RR  CELL  scope_sampling_clock_count\[2\]\|q " "     3.313      0.000 RR  CELL  scope_sampling_clock_count\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.870      0.557 RR    IC  regd_actual_7seg_output\[2\]~feeder\|dataf " "     3.870      0.557 RR    IC  regd_actual_7seg_output\[2\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.049 RR  CELL  regd_actual_7seg_output\[2\]~feeder\|combout " "     3.919      0.049 RR  CELL  regd_actual_7seg_output\[2\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.000 RR    IC  regd_actual_7seg_output\[2\]\|d " "     3.919      0.000 RR    IC  regd_actual_7seg_output\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      0.057 RR  CELL  regd_actual_7seg_output\[2\] " "     3.976      0.057 RR  CELL  regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.184      1.184  R        clock network delay " "     1.184      1.184  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.350           clock uncertainty " "     1.534      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      0.000      uTh  regd_actual_7seg_output\[2\] " "     1.534      0.000      uTh  regd_actual_7seg_output\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.976 " "Data Arrival Time  :     3.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.534 " "Data Required Time :     1.534" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.442  " "Slack              :     2.442 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953295 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.486 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.486" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.486  " "Path #1: Recovery slack is 4.486 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.002      4.002  F        clock network delay " "    34.002      4.002  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.002      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.002      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.002      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.002      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.215      0.213 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataa " "    34.215      0.213 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.672      0.457 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.672      0.457 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.465      0.793 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    35.465      0.793 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.933      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.933      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.769      0.769  R        clock network delay " "    40.769      0.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.419     -0.350           clock uncertainty " "    40.419     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.419      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.419      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.933 " "Data Arrival Time  :    35.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.419 " "Data Required Time :    40.419" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.486  " "Slack              :     4.486 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953299 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.007 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.007" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.007  " "Path #1: Recovery slack is 5.007 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.006      4.006  F        clock network delay " "    34.006      4.006  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.006      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.006      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.006      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.006      0.000 RR  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.508      0.502 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.508      0.502 RR    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.586      0.078 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.586      0.078 RR  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.869      0.283 RR    IC  make_speedup_pulse\|async_trap\|clrn " "    34.869      0.283 RR    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.349      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.349      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.706      0.706  R        clock network delay " "    40.706      0.706  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.356     -0.350           clock uncertainty " "    40.356     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.356      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.356      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.349 " "Data Arrival Time  :    35.349" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.356 " "Data Required Time :    40.356" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.007  " "Slack              :     5.007 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.038 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.038" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.038  " "Path #1: Recovery slack is 6.038 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|count_reg\[5\] " "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|count_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      4.004  F        clock network delay " "    14.004      4.004  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync " "    14.004      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_negedge_sync" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.004      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_negedge_sync\|q " "    14.004      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_negedge_sync\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.533      2.529 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|count_reg\[5\]\|clrn " "    16.533      2.529 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|count_reg\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.001      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|count_reg\[5\] " "    17.001      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|count_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.309      3.309  R        clock network delay " "    23.309      3.309  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.349      0.040           clock pessimism removed " "    23.349      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.039     -0.310           clock uncertainty " "    23.039     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.039      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|count_reg\[5\] " "    23.039      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|count_reg\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.001 " "Data Arrival Time  :    17.001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.039 " "Data Required Time :    23.039" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.038  " "Slack              :     6.038 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.717 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.717" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.717  " "Path #1: Recovery slack is 14.717 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.799      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.799      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.391      1.592 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn " "     5.391      1.592 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.868      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     5.868      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.935      0.935  F        clock network delay " "    20.935      0.935  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.585     -0.350           clock uncertainty " "    20.585     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.585      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    20.585      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.868 " "Data Arrival Time  :     5.868" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.585 " "Data Required Time :    20.585" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.717  " "Slack              :    14.717 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.858 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.858" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.858  " "Path #1: Recovery slack is 14.858 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.772      3.772  R        clock network delay " "    23.772      3.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.772      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.772      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.772      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.772      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.080      1.308 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    25.080      1.308 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.548      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    25.548      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.756      0.756  R        clock network delay " "    40.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.406     -0.350           clock uncertainty " "    40.406     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.406      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.406      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.548 " "Data Arrival Time  :    25.548" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.406 " "Data Required Time :    40.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.858  " "Slack              :    14.858 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.066 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.066" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.066  " "Path #1: Recovery slack is 15.066 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.799      3.799  R        clock network delay " "    23.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.799      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.799      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.799      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.799      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.757      1.958 FF    IC  audio_control\|u4\|BCK_DIV\[1\]\|clrn " "    25.757      1.958 FF    IC  audio_control\|u4\|BCK_DIV\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.234      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\] " "    26.234      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.650      1.650  R        clock network delay " "    41.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.300     -0.350           clock uncertainty " "    41.300     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.300      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\] " "    41.300      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|BCK_DIV\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.234 " "Data Arrival Time  :    26.234" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.300 " "Data Required Time :    41.300" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.066  " "Slack              :    15.066 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953311 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 27.323 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 27.323" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 27.323  " "Path #1: Recovery slack is 27.323 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[766\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[766\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      2.124  R        clock network delay " "     2.124      2.124  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.124      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.124      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.674      5.550 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[766\]\|clrn " "     7.674      5.550 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[766\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.142      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[766\] " "     8.142      0.468 FR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[766\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.333     33.333           latch edge time " "    33.333     33.333           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.732      2.399  R        clock network delay " "    35.732      2.399  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.775      0.043           clock pessimism removed " "    35.775      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.465     -0.310           clock uncertainty " "    35.465     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.465      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[766\] " "    35.465      0.000     uTsu  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[766\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.142 " "Data Arrival Time  :     8.142" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.465 " "Data Required Time :    35.465" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    27.323  " "Slack              :    27.323 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.543 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.543" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953327 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953327 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.543  " "Path #1: Removal slack is 0.543 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3 " "From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1 " "To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      3.346  R        clock network delay " "     3.346      3.346  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3 " "     3.346      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync3" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync3\|q " "     3.346      0.000 FF  CELL  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync3\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.552      0.206 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync1\|clrn " "     3.552      0.206 FF    IC  Generate_LCD_scope_Clk\|Div_Clk\|reset_sync1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.964      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1 " "     3.964      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.815      3.815  R        clock network delay " "     3.815      3.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421     -0.394           clock pessimism removed " "     3.421     -0.394           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421      0.000           clock uncertainty " "     3.421      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1 " "     3.421      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|reset_sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.964 " "Data Arrival Time  :     3.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.421 " "Data Required Time :     3.421" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.543  " "Slack              :     0.543 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.764 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.764" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953338 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953338 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.764  " "Path #1: Removal slack is 0.764 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[320\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[320\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.853      1.853  R        clock network delay " "     1.853      1.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.853      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     1.853      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.853      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     1.853      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      1.302 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[320\]\|clrn " "     3.155      1.302 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[320\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.586      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[320\] " "     3.586      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[320\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.865      2.865  R        clock network delay " "     2.865      2.865  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822     -0.043           clock pessimism removed " "     2.822     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.000           clock uncertainty " "     2.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[320\] " "     2.822      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[320\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.586 " "Data Arrival Time  :     3.586" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.822 " "Data Required Time :     2.822" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.764  " "Slack              :     0.764 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953339 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953339 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.538 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.538" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953340 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953340 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.538  " "Path #1: Removal slack is 2.538 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      3.332  R        clock network delay " "     3.332      3.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.332      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "     3.332      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.497      1.165 RR    IC  audio_control\|u4\|oAUD_BCK\|clrn " "     4.497      1.165 RR    IC  audio_control\|u4\|oAUD_BCK\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.961      0.464 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     4.961      0.464 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.073      2.073  R        clock network delay " "     2.073      2.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.350           clock uncertainty " "     2.423      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.423      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.961 " "Data Arrival Time  :     4.961" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.423 " "Data Required Time :     2.423" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.538  " "Slack              :     2.538 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953341 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953341 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.231 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.231" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.231  " "Path #1: Removal slack is 3.231 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.332      3.332  R        clock network delay " "    23.332      3.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.332      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.332      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.332      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.332      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.492      1.160 RR    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn " "    24.492      1.160 RR    IC  audio_control\|u5\|SEL_Cont\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.955      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    24.955      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.374      1.374  F        clock network delay " "    21.374      1.374  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.724      0.350           clock uncertainty " "    21.724      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.724      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\] " "    21.724      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.955 " "Data Arrival Time  :    24.955" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.724 " "Data Required Time :    21.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.231  " "Slack              :     3.231 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.442 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.442" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.442  " "Path #1: Removal slack is 3.442 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      3.317  R        clock network delay " "     3.317      3.317  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.317      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.317      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.328      1.011 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     4.328      1.011 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.759      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     4.759      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.967      0.967  R        clock network delay " "     0.967      0.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.317      0.350           clock uncertainty " "     1.317      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.317      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.317      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.759 " "Data Arrival Time  :     4.759" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.317 " "Data Required Time :     1.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.442  " "Slack              :     3.442 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.251 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.251" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.251  " "Path #1: Removal slack is 13.251 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      3.393  F        clock network delay " "    13.393      3.393  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.393      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.393      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.860      0.467 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    13.860      0.467 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.908      0.048 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.908      0.048 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.085      0.177 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    14.085      0.177 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.509      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.509      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.908      0.908  R        clock network delay " "     0.908      0.908  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.350           clock uncertainty " "     1.258      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.258      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.509 " "Data Arrival Time  :    14.509" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.258 " "Data Required Time :     1.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.251  " "Slack              :    13.251 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.683 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.683" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953347 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.683  " "Path #1: Removal slack is 13.683 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.389      3.389  F        clock network delay " "    13.389      3.389  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.389      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.389      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.389      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.389      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.604      0.215 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataa " "    13.604      0.215 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.986      0.382 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    13.986      0.382 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.583      0.597 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    14.583      0.597 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.014      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    15.014      0.431 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.981      0.981  R        clock network delay " "     0.981      0.981  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.331      0.350           clock uncertainty " "     1.331      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.331      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.331      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.014 " "Data Arrival Time  :    15.014" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.331 " "Data Required Time :     1.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.683  " "Slack              :    13.683 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616027953348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616027953348 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616027954119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616027954121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5022 " "Peak virtual memory: 5022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616027954334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 17 17:39:14 2021 " "Processing ended: Wed Mar 17 17:39:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616027954334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616027954334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616027954334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616027954334 ""}
