<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308')">rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_69997"  onclick="showContent('inst_tag_69997')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></td>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_69997_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_69997_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_69997_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_69998"  onclick="showContent('inst_tag_69998')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></td>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_69998_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_69998_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_69998_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_69999"  onclick="showContent('inst_tag_69999')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></td>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_69999_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_69999_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_69999_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_70000"  onclick="showContent('inst_tag_70000')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></td>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70000_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70000_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70000_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_70001"  onclick="showContent('inst_tag_70001')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70001_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70001_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70001_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_70002"  onclick="showContent('inst_tag_70002')">config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70002_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70002_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70002_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_70003"  onclick="showContent('inst_tag_70003')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70003_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70003_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70003_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod996.html#inst_tag_70004"  onclick="showContent('inst_tag_70004')">config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70004_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70004_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70004_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_69997'>
<hr>
<a name="inst_tag_69997"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_69997" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_69997_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_69997_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_69997_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.21</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.18</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod749.html#inst_tag_39407" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94604" id="tag_urg_inst_94604">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251356" id="tag_urg_inst_251356">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34088" id="tag_urg_inst_34088">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34087" id="tag_urg_inst_34087">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78815" id="tag_urg_inst_78815">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78816" id="tag_urg_inst_78816">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_69998'>
<hr>
<a name="inst_tag_69998"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_69998" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_69998_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_69998_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_69998_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.21</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.18</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2065.html#inst_tag_177753" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94606" id="tag_urg_inst_94606">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251357" id="tag_urg_inst_251357">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34092" id="tag_urg_inst_34092">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34091" id="tag_urg_inst_34091">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78818" id="tag_urg_inst_78818">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78819" id="tag_urg_inst_78819">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_69999'>
<hr>
<a name="inst_tag_69999"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_69999" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_69999_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_69999_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_69999_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.21</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.18</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.80</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod778.html#inst_tag_39581" >fpga_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94628" id="tag_urg_inst_94628">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251367" id="tag_urg_inst_251367">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34138" id="tag_urg_inst_34138">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34137" id="tag_urg_inst_34137">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78850" id="tag_urg_inst_78850">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78851" id="tag_urg_inst_78851">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70000'>
<hr>
<a name="inst_tag_70000"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_70000" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.55</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70000_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70000_Toggle" > 26.53</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70000_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.21</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.18</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2258.html#inst_tag_195003" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94630" id="tag_urg_inst_94630">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251368" id="tag_urg_inst_251368">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34142" id="tag_urg_inst_34142">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34141" id="tag_urg_inst_34141">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78853" id="tag_urg_inst_78853">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78854" id="tag_urg_inst_78854">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70001'>
<hr>
<a name="inst_tag_70001"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_70001" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70001_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70001_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70001_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod411.html#inst_tag_30764" >Switch32_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94645" id="tag_urg_inst_94645">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251378" id="tag_urg_inst_251378">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34175" id="tag_urg_inst_34175">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34174" id="tag_urg_inst_34174">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78878" id="tag_urg_inst_78878">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78879" id="tag_urg_inst_78879">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70002'>
<hr>
<a name="inst_tag_70002"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_70002" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70002_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70002_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70002_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod411.html#inst_tag_30764" >Switch32_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94646" id="tag_urg_inst_94646">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251379" id="tag_urg_inst_251379">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34177" id="tag_urg_inst_34177">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34176" id="tag_urg_inst_34176">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78880" id="tag_urg_inst_78880">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78881" id="tag_urg_inst_78881">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70003'>
<hr>
<a name="inst_tag_70003"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_70003" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70003_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70003_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70003_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2174.html#inst_tag_184726" >Switch28_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94647" id="tag_urg_inst_94647">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251380" id="tag_urg_inst_251380">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34179" id="tag_urg_inst_34179">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34178" id="tag_urg_inst_34178">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78882" id="tag_urg_inst_78882">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78883" id="tag_urg_inst_78883">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_70004'>
<hr>
<a name="inst_tag_70004"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_70004" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod996.html#inst_tag_70004_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod996.html#inst_tag_70004_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod996.html#inst_tag_70004_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 11.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2174.html#inst_tag_184726" >Switch28_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94648" id="tag_urg_inst_94648">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251381" id="tag_urg_inst_251381">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34181" id="tag_urg_inst_34181">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34180" id="tag_urg_inst_34180">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78884" id="tag_urg_inst_78884">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78885" id="tag_urg_inst_78885">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod996.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod996.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod996.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_69997'>
<a name="inst_tag_69997_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_69997" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_69997_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_69997" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_69997_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_69997" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_69998'>
<a name="inst_tag_69998_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_69998" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_69998_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_69998" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_69998_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_69998" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_69999'>
<a name="inst_tag_69999_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_69999" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_69999_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_69999" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_69999_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_69999" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70000'>
<a name="inst_tag_70000_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_70000" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70000_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_70000" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">26</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">13</td>
<td class="rt">26.53 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70000_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_70000" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70001'>
<a name="inst_tag_70001_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_70001" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70001_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_70001" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70001_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_70001" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70002'>
<a name="inst_tag_70002_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_70002" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70002_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_70002" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70002_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_70002" >config_ss_tb.DUT.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70003'>
<a name="inst_tag_70003_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_70003" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70003_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_70003" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70003_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_70003" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_70004'>
<a name="inst_tag_70004_Line"></a>
<b>Line Coverage for Instance : <a href="mod996.html#inst_tag_70004" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39541</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39559</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39564</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39569</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39574</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39579</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39584</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39600</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39540                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39541      1/1          		if ( ! Sys_Clk_RstN )
39542      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39543      1/1          		else if ( RegWr | ~ PwrOn )
39544      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39545                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39546                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39547                   		.Clk( Sys_Clk )
39548                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39549                   	,	.Clk_En( Sys_Clk_En )
39550                   	,	.Clk_EnS( Sys_Clk_EnS )
39551                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39552                   	,	.Clk_RstN( Sys_Clk_RstN )
39553                   	,	.Clk_Tm( Sys_Clk_Tm )
39554                   	,	.I( Int_RdCnt )
39555                   	,	.O( RdCntSync )
39556                   	);
39557                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39558                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39559      1/1          		if ( ! Sys_Clk_RstN )
39560      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39561      1/1          		else if ( RegWr | ~ PwrOn )
39562      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39563                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39564      1/1          		if ( ! Sys_Clk_RstN )
39565      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39566      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39567      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39568                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39569      1/1          		if ( ! Sys_Clk_RstN )
39570      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39571      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39572      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39573                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39574      1/1          		if ( ! Sys_Clk_RstN )
39575      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39576      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39577      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39578                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39579      1/1          		if ( ! Sys_Clk_RstN )
39580      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39581      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39582      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39583                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39584      1/1          		case ( u_5389 )
39585      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39586      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39587      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39588      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39589                   		endcase
39590                   	end
39591                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39592                   	assign Int_WrCnt = WrCnt;
39593                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39594                   	assign WrEmpty = RdCntSync == WrCnt;
39595                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39596                   	assign WakeUp_Rx = Rx_Vld;
39597                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39598                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39599                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39600      1/1          		if ( ! Sys_Clk_RstN )
39601      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39602      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_70004_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod996.html#inst_tag_70004" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_70004_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod996.html#inst_tag_70004" >config_ss_tb.DUT.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39541</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39559</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39569</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39574</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39579</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39584</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39600</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39541      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39542      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39543      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39544      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39559      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39560      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39561      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39562      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39564      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39565      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39566      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39567      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39569      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39570      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39571      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39572      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39574      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39575      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39576      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39577      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39579      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39580      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39581      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39582      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39584      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39585      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39586      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39587      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39588      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39600      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39601      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39602      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_69997">
    <li>
      <a href="#inst_tag_69997_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_69997_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_69997_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_69998">
    <li>
      <a href="#inst_tag_69998_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_69998_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_69998_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_69999">
    <li>
      <a href="#inst_tag_69999_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_69999_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_69999_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70000">
    <li>
      <a href="#inst_tag_70000_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70000_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70000_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70001">
    <li>
      <a href="#inst_tag_70001_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70001_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70001_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70002">
    <li>
      <a href="#inst_tag_70002_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70002_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70002_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70003">
    <li>
      <a href="#inst_tag_70003_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70003_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70003_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_70004">
    <li>
      <a href="#inst_tag_70004_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_70004_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_70004_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
