Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 15 22:00:22 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file two_stage_pipeline_mult_fpga_bus_skew_routed.rpt -pb two_stage_pipeline_mult_fpga_bus_skew_routed.pb -rpx two_stage_pipeline_mult_fpga_bus_skew_routed.rpx
| Design       : two_stage_pipeline_mult_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

No bus skew constraints

