/*
 * Copyright (c) PyPTO Contributors.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 * -----------------------------------------------------------------------------------------------------------
 */
#include <dlfcn.h>
#include <unistd.h>

#include <atomic>
#include <cerrno>
#include <cinttypes>
#include <cstdint>
#include <cstdio>
#include <cstdlib>
#include <cstring>
#ifdef __linux__
#include <sys/mman.h>
#endif

#include "aicpu/device_malloc.h"
#include "aicpu/device_time.h"
#include "aicpu/orch_so_file.h"
#include "aicpu/platform_aicpu_affinity.h"
#include "callable_protocol.h"
#include "pto2_dispatch_payload.h"
#include "runtime.h"
#include "spin_hint.h"

// Runtime headers (full struct definition for create/destroy + PTO2_SCOPE)
#include "pto_runtime2.h"
#include "pto_runtime2_types.h"
#include "pto_shared_memory.h"

// Performance profiling headers
#include "aicpu/dep_gen_collector_aicpu.h"
#include "aicpu/l2_swimlane_collector_aicpu.h"
#include "aicpu/scope_stats_collector_aicpu.h"
#include "aicpu/tensor_dump_aicpu.h"
#include "common/l2_swimlane_profiling.h"
#include "common/unified_log.h"

// Register-based communication
#include "aicpu/platform_regs.h"
#include "common/platform_config.h"

// Core type definitions
#include "common/core_type.h"

// CoreCallable for resolved dispatch address
#include "callable.h"

// fully_distributed_within_core engine — orchestration + scheduling + execution
// run on the AICore workers; this AICPU thread only wires the engine and waits.
#include "dist_engine.h"

// Scheduler data structures (CoreExecState, CoreTracker, etc.)
#include "scheduler/scheduler_types.h"

// Scheduler context class
#include "scheduler/scheduler_context.h"

// Device orchestration function signature (loaded via dlopen).
// The executor binds the current thread's PTO2Runtime into orchestration TLS
// before calling the user entry.
typedef void (*DeviceOrchestrationFunc)(const L2TaskArgs &orch_args);
typedef void (*DeviceOrchestrationBindRuntimeFunc)(PTO2Runtime *rt);

// Config function exported by orchestration .so
typedef PTO2OrchestrationConfig (*DeviceOrchestrationConfigFunc)(const L2TaskArgs &orch_args);

// From orchestration/common.cpp linked into this DSO — updates g_current_runtime here (distinct from
// framework_bind_runtime in the dlopen'd libdevice_orch_*.so).
extern "C" void framework_bind_runtime(PTO2Runtime *rt);

constexpr const char *DEFAULT_ORCH_ENTRY_SYMBOL = "aicpu_orchestration_entry";
constexpr const char *DEFAULT_ORCH_CONFIG_SYMBOL = "aicpu_orchestration_config";

// Onboard fully_distributed_within_core orchestration blob header. The
// orchestration is CCEC-compiled + cce-ld-linked into a position-independent
// AICore image (not an AArch64 .so), then wrapped in this fixed header by
// simpler_setup/elf_parser.py::build_dist_orch_blob. The host copies the whole
// blob verbatim into device GM; this stub reads the header to locate the
// AICore entry / bind symbols instead of doing a host dlopen. Keep this struct
// byte-compatible with the Python packer.
constexpr uint32_t DIST_ORCH_BLOB_MAGIC = 0x42524F44;  // "DORB"
constexpr uint64_t DIST_ORCH_BLOB_HEADER_SIZE = 64;
struct DistOrchBlobHeader {
    uint32_t magic;
    uint32_t version;
    uint64_t entry_off;   // AICore entry offset within the image
    uint64_t bind_off;    // framework_bind_runtime offset within the image
    uint64_t image_size;  // image byte count (header excluded)
};

static int32_t read_runtime_status(Runtime *runtime) {
    if (runtime == nullptr) {
        return 0;
    }

    void *sm = runtime->get_gm_sm_ptr();
    if (sm == nullptr) {
        return 0;
    }

    auto *header = static_cast<PTO2SharedMemoryHeader *>(sm);
    int32_t orch_error_code = header->orch_error_code.load(std::memory_order_acquire);
    int32_t sched_error_code = header->sched_error_code.load(std::memory_order_acquire);
    return runtime_status_from_error_codes(orch_error_code, sched_error_code);
}

static PTO2Runtime *rt{nullptr};

// Per-callable_id orchestration SO table. The executor dispatches
// `orch_so_table_[active_callable_id_]` (created on first sighting of
// that callable_id, kept warm across runs).
// MAX_REGISTERED_CALLABLE_IDS is the protocol hard cap on callable_id values
// (mailbox uint32 callable_id, register() returns small ints) and is shared
// with the host bounds check in DeviceRunner::register_callable —
// see src/common/task_interface/callable_protocol.h.

struct OrchSoEntry {
    bool in_use{false};
    void *handle{nullptr};
    char path[256]{};
    DeviceOrchestrationFunc func{nullptr};
    DeviceOrchestrationBindRuntimeFunc bind{nullptr};
    DeviceOrchestrationConfigFunc config_func{nullptr};
    // Onboard CCEC orchestration blob only: GM address of the blob's
    // framework_bind_runtime (0 for the AArch64-dlopen path). Passed to
    // dist_engine_register so each AICore worker binds the blob's
    // g_current_runtime before replay. `func` holds the blob's AICore entry
    // (a GM code address, not a host pointer) in that case.
    uint64_t blob_bind_addr{0};
};

struct AicpuExecutor {
    int32_t sched_thread_num_;
    bool orch_to_sched_{false};

    // ===== Thread management state =====
    std::atomic<int32_t> thread_idx_{0};
    std::atomic<bool> initialized_{false};
    std::atomic<bool> init_done_{false};
    std::atomic<bool> init_failed_{false};
    std::atomic<bool> finished_{false};

    int32_t aicpu_thread_num_{0};

    // ===== Task queue state (managed by scheduler ready queues) =====

    std::atomic<int32_t> finished_count_{0};
    std::atomic<bool> runtime_init_ready_{false};

    // Per-Worker arena attaching to the pooled prebuilt runtime image. Host
    // populates the layout + data on its own arena, rtMemcpys into a pooled
    // device buffer owned by DeviceRunner, and the AICPU attach()es to that
    // buffer on each boot — no AICPU-side commit, no per-boot rtMalloc.
    // Default-constructed: libc-backed backend, no ctx.
    DeviceArena runtime_arena_;

    // Entry-arg L2TaskArgs built (via create_from_chip_args) from get_orch_args()
    // before scheduler init; consumed by the (*p_func)(orch_args_cached_) below.
    L2TaskArgs orch_args_cached_;

    // Per-callable_id table. Single orch thread today, so first-write/read
    // race is not possible; if multiple orch threads are ever introduced,
    // guard the in_use=false→true transition with a mutex.
    OrchSoEntry orch_so_table_[MAX_REGISTERED_CALLABLE_IDS];

    // ===== Scheduler context (owns all dispatch/completion/drain state) =====
    SchedulerContext sched_ctx_;

    // ===== Methods =====
    int32_t init(Runtime *runtime);
    int32_t run(Runtime *runtime);
    void deinit(Runtime *runtime);

    ~AicpuExecutor() {
        // Process-wide teardown (the single static instance dies here). Every
        // in-use callable_id slot is dlclose()'d here; each is otherwise kept
        // alive across runs for cache-hit reuse.
        for (auto &e : orch_so_table_) {
            if (!e.in_use) continue;
            if (e.handle != nullptr) dlclose(e.handle);
            if (e.path[0] != '\0') unlink(e.path);
            e = OrchSoEntry{};
        }
    }
};

static AicpuExecutor g_aicpu_executor;

// ===== AicpuExecutor Method Implementations =====

int32_t AicpuExecutor::init(Runtime *runtime) {
    bool expected = false;
    if (!initialized_.compare_exchange_strong(expected, true, std::memory_order_acq_rel, std::memory_order_acquire)) {
        return 0;
    }

    LOG_INFO_V0("AicpuExecutor: Initializing");

    if (runtime == nullptr) {
        LOG_ERROR("runtime is nullptr");
        init_failed_.store(true, std::memory_order_release);
        return -1;
    }

    // Read execution parameters from runtime. The 0 → 1 fixup runs before the
    // sched_thread_num_ derivation so a zero input doesn't leave the scheduler
    // count at -1.
    aicpu_thread_num_ = runtime->aicpu_thread_num;
    if (aicpu_thread_num_ == 0) aicpu_thread_num_ = 1;
    sched_thread_num_ = aicpu_thread_num_ - 1;
    orch_to_sched_ = runtime->orch_to_sched;

    if (aicpu_thread_num_ < 1 || aicpu_thread_num_ > MAX_AICPU_THREADS) {
        LOG_ERROR("Invalid aicpu_thread_num: %d", aicpu_thread_num_);
        init_failed_.store(true, std::memory_order_release);
        return -1;
    }

    if (sched_ctx_.init(runtime, aicpu_thread_num_, sched_thread_num_, orch_to_sched_, get_platform_regs()) != 0) {
        init_failed_.store(true, std::memory_order_release);
        return -1;
    }

    finished_count_.store(0, std::memory_order_release);

    init_done_.store(true, std::memory_order_release);
    LOG_INFO_V0("AicpuExecutor: Init complete");
    return 0;
}

/**
 * Shutdown AICore - Send exit signal via registers to all AICore kernels
 */
int32_t AicpuExecutor::run(Runtime *runtime) {
    // Prefer the filter gate's deterministic exec_idx so role assignment
    // (sched 0..N-2 / orch N-1) is driven by host-computed ALLOWED_CPUS,
    // not arrival order. Fall back to the legacy fetch-add counter on
    // platforms where the filter gate is inactive (sim sets exec_idx via
    // its own stub; the fallback covers any path that bypassed the gate).
    int32_t affinity_exec_idx = platform_aicpu_affinity_thread_idx();
    int32_t thread_idx = (affinity_exec_idx >= 0) ? affinity_exec_idx : (thread_idx_++);
    int32_t run_rc = 0;
    LOG_INFO_V0("Thread %d: Start (exec_idx=%d)", thread_idx, affinity_exec_idx);

    // Orchestrator check
    if (thread_idx >= sched_thread_num_) {
#if PTO2_PROFILING
        uint64_t orch_cycle_start = 0;
        int32_t submitted_tasks = -1;
#endif
        // Orchestrator thread: load + run the device orchestration SO. The braces
        // scope the per-callable dlopen / SO-table locals to this block.
        {
            // Per-callable_id dispatch: the orch SO state lives in
            // `orch_so_table_[callable_id]` keyed by registration order;
            // reload is governed by `register_new_callable_id_`.
            const int32_t callable_id = runtime->get_active_callable_id();
            if (callable_id < 0 || callable_id >= MAX_REGISTERED_CALLABLE_IDS) {
                LOG_ERROR(
                    "Thread %d: invalid callable_id %d (limit=%d)", thread_idx, callable_id, MAX_REGISTERED_CALLABLE_IDS
                );
                runtime_init_ready_.store(true, std::memory_order_release);
                return -1;
            }
            void **p_handle = &orch_so_table_[callable_id].handle;
            char *p_path = orch_so_table_[callable_id].path;
            DeviceOrchestrationFunc *p_func = &orch_so_table_[callable_id].func;
            DeviceOrchestrationBindRuntimeFunc *p_bind = &orch_so_table_[callable_id].bind;
            DeviceOrchestrationConfigFunc *p_config_func = &orch_so_table_[callable_id].config_func;
            const bool reload_so = runtime->register_new_callable_id();

            if (reload_so) {
                LOG_INFO_V0("Thread %d: New orch SO detected (callable_id=%d), (re)loading", thread_idx, callable_id);
                if (*p_handle != nullptr) {
                    dlclose(*p_handle);
                    *p_handle = nullptr;
                    *p_func = nullptr;
                    *p_bind = nullptr;
                    if (p_path[0] != '\0') {
                        // Unlink the old file so the new open() lands on a
                        // fresh inode — protects against SIGBUS / ETXTBSY when
                        // the kernel still has the old mapping pinned.
                        unlink(p_path);
                        p_path[0] = '\0';
                    }
                }

                const void *so_data = reinterpret_cast<const void *>(runtime->get_dev_orch_so_addr());
                size_t so_size = runtime->get_dev_orch_so_size();

                if (so_data == nullptr || so_size == 0) {
                    LOG_ERROR("Thread %d: Device orchestration SO not set", thread_idx);
                    // Unblock scheduler threads before returning so they don't spin forever.
                    runtime_init_ready_.store(true, std::memory_order_release);
                    return -1;
                }

                // Onboard CCEC path: the "SO" is actually a position-independent
                // AICore orchestration blob (magic header), not an AArch64 .so.
                // It was copied verbatim into GM; there is nothing to dlopen —
                // the AICore executes it directly. Resolve the entry / bind GM
                // addresses from the header (gm_base + fixed header + offset) and
                // skip the file-create + dlopen dance entirely.
                const auto *blob_hdr = reinterpret_cast<const DistOrchBlobHeader *>(so_data);
                const bool is_dist_blob =
                    so_size >= sizeof(DistOrchBlobHeader) && blob_hdr->magic == DIST_ORCH_BLOB_MAGIC;
                if (is_dist_blob) {
                    const uint64_t image_base = reinterpret_cast<uint64_t>(so_data) + DIST_ORCH_BLOB_HEADER_SIZE;
                    *p_handle = nullptr;
                    *p_func = reinterpret_cast<DeviceOrchestrationFunc>(image_base + blob_hdr->entry_off);
                    *p_bind = nullptr;  // the blob's bind runs on the AICore, not here
                    *p_config_func = nullptr;  // config is CCEC code; onboard skips arg-count validation
                    p_path[0] = '\0';
                    orch_so_table_[callable_id].blob_bind_addr = image_base + blob_hdr->bind_off;
                    orch_so_table_[callable_id].in_use = true;
                    LOG_INFO_V0(
                        "Thread %d: dist orch blob entry=0x%lx bind=0x%lx (%zu bytes)", thread_idx,
                        image_base + blob_hdr->entry_off, image_base + blob_hdr->bind_off, so_size
                    );
                } else {

                // Try multiple paths that may allow execution on AICPU
                char so_path[256];
                bool file_created = false;
                const char *candidate_dirs[] = {
                    "/usr/lib64/aicpu_kernels/0/aicpu_kernels_device", "/usr/lib64", "/lib64", "/var/tmp", "/tmp"
                };
                const int32_t num_candidates = sizeof(candidate_dirs) / sizeof(candidate_dirs[0]);

                for (int32_t i = 0; i < num_candidates && !file_created; i++) {
                    int32_t fd = create_orch_so_file(
                        candidate_dirs[i], callable_id, get_orch_device_id(), so_path, sizeof(so_path)
                    );
                    if (fd < 0) {
                        LOG_INFO_V0(
                            "Thread %d: Cannot create SO at %s (errno=%d), trying next path", thread_idx, so_path, errno
                        );
                        continue;
                    }
                    ssize_t written = write(fd, so_data, so_size);
                    close(fd);
                    if (written != static_cast<ssize_t>(so_size)) {
                        LOG_INFO_V0(
                            "Thread %d: Cannot write SO to %s (errno=%d), trying next path", thread_idx, so_path, errno
                        );
                        unlink(so_path);
                        continue;
                    }
                    file_created = true;
                    LOG_INFO_V0("Thread %d: Created SO file at %s (%zu bytes)", thread_idx, so_path, so_size);
                }

                if (!file_created) {
                    LOG_ERROR("Thread %d: Failed to create SO file in any candidate path", thread_idx);
                    // Unblock scheduler threads before returning so they don't spin forever.
                    runtime_init_ready_.store(true, std::memory_order_release);
                    return -1;
                }

                dlerror();
                void *handle = dlopen(so_path, RTLD_LAZY | RTLD_LOCAL);
                const char *dlopen_err = dlerror();
                if (handle == nullptr) {
                    LOG_ERROR("Thread %d: dlopen failed: %s", thread_idx, dlopen_err ? dlopen_err : "unknown");
                    unlink(so_path);
                    // Unblock scheduler threads before returning so they don't spin forever.
                    runtime_init_ready_.store(true, std::memory_order_release);
                    return -1;
                }
                LOG_INFO_V0("Thread %d: dlopen succeeded, handle=%p", thread_idx, handle);

                // Unlink the on-disk SO immediately: dlopen has already mmap'd
                // the image, so the kernel keeps the inode alive until the
                // matching dlclose / process exit. This prevents stale
                // libdevice_orch_<pid>_<cid>.so files from accumulating in
                // /tmp when child processes exit via os._exit(0), which skips
                // ~AicpuExecutor (worker.py: _sub/_chip/_child loops).
                unlink(so_path);

                const char *entry_symbol = runtime->get_device_orch_func_name();
                if (entry_symbol == nullptr || entry_symbol[0] == '\0') {
                    entry_symbol = DEFAULT_ORCH_ENTRY_SYMBOL;
                }
                const char *config_symbol = runtime->get_device_orch_config_name();
                if (config_symbol == nullptr || config_symbol[0] == '\0') {
                    config_symbol = DEFAULT_ORCH_CONFIG_SYMBOL;
                }

                dlerror();
                DeviceOrchestrationFunc orch_func =
                    reinterpret_cast<DeviceOrchestrationFunc>(dlsym(handle, entry_symbol));
                const char *entry_dlsym_error = dlerror();
                if (entry_dlsym_error != nullptr) {
                    LOG_ERROR(
                        "Thread %d: dlsym failed for entry symbol '%s': %s", thread_idx, entry_symbol, entry_dlsym_error
                    );
                    dlclose(handle);
                    unlink(so_path);
                    // Unblock scheduler threads before returning so they don't spin forever.
                    runtime_init_ready_.store(true, std::memory_order_release);
                    return -1;
                }
                if (orch_func == nullptr) {
                    LOG_ERROR("Thread %d: dlsym returned NULL for entry symbol '%s'", thread_idx, entry_symbol);
                    dlclose(handle);
                    unlink(so_path);
                    // Unblock scheduler threads before returning so they don't spin forever.
                    runtime_init_ready_.store(true, std::memory_order_release);
                    return -1;
                }

                dlerror();
                auto config_func = reinterpret_cast<DeviceOrchestrationConfigFunc>(dlsym(handle, config_symbol));
                const char *config_dlsym_error = dlerror();
                if (config_dlsym_error != nullptr || config_func == nullptr) {
                    LOG_ERROR(
                        "Thread %d: dlsym failed for config symbol '%s': %s", thread_idx, config_symbol,
                        config_dlsym_error ? config_dlsym_error : "NULL function pointer"
                    );
                    config_func = nullptr;
                }

                dlerror();
                auto bind_runtime_func =
                    reinterpret_cast<DeviceOrchestrationBindRuntimeFunc>(dlsym(handle, "framework_bind_runtime"));
                const char *bind_runtime_error = dlerror();
                if (bind_runtime_error != nullptr) {
                    LOG_ERROR("Thread %d: dlsym failed for framework_bind_runtime: %s", thread_idx, bind_runtime_error);
                    bind_runtime_func = nullptr;
                }

                *p_handle = handle;
                *p_func = orch_func;
                *p_bind = bind_runtime_func;
                *p_config_func = config_func;
                snprintf(p_path, 256, "%s", so_path);
                orch_so_table_[callable_id].blob_bind_addr = 0;
                orch_so_table_[callable_id].in_use = true;
                }  // end AArch64-.so dlopen path (else of is_dist_blob)
            } else {
                LOG_INFO_V0(
                    "Thread %d: Reusing cached orch SO handle=%p (callable_id=%d)", thread_idx, *p_handle, callable_id
                );
                // Blob path caches only the resolved entry (handle stays null);
                // the dlopen path caches a live handle. Accept either.
                const bool cached_blob = *p_func != nullptr && orch_so_table_[callable_id].blob_bind_addr != 0;
                if (!cached_blob && (*p_handle == nullptr || *p_func == nullptr)) {
                    LOG_ERROR(
                        "Thread %d: reload=false but no cached SO handle/func for callable_id=%d", thread_idx,
                        callable_id
                    );
                    // Unblock scheduler threads before returning so they don't spin forever.
                    runtime_init_ready_.store(true, std::memory_order_release);
                    return -1;
                }
            }

            // Build the entry-arg once per run; both the config call below and
            // the orchestration entry (consumed at orch_args_cached_) use it.
            orch_args_cached_.create_from_chip_args(runtime->get_orch_args());

            // Validate arg count on every run (reload or cache hit).
            if (*p_config_func != nullptr) {
                PTO2OrchestrationConfig cfg = (*p_config_func)(orch_args_cached_);
                LOG_INFO_V0("Thread %d: Config: expected_args=%d", thread_idx, cfg.expected_arg_count);
                if (cfg.expected_arg_count > 0) {
                    const ChipStorageTaskArgs &args_validate = runtime->get_orch_args();
                    int32_t actual_arg_count = args_validate.tensor_count() + args_validate.scalar_count();
                    if (actual_arg_count < cfg.expected_arg_count) {
                        LOG_ERROR(
                            "Thread %d: arg_count %d < expected %d", thread_idx, actual_arg_count,
                            cfg.expected_arg_count
                        );
                        // Clean up cached state so a subsequent run does a full reload.
                        if (*p_handle != nullptr) {
                            dlclose(*p_handle);
                            *p_handle = nullptr;
                        }
                        if (p_path[0] != '\0') {
                            unlink(p_path);
                            p_path[0] = '\0';
                        }
                        *p_func = nullptr;
                        *p_bind = nullptr;
                        *p_config_func = nullptr;
                        orch_so_table_[callable_id].in_use = false;
                        // Unblock scheduler threads before returning so they don't spin forever.
                        runtime_init_ready_.store(true, std::memory_order_release);
                        return -1;
                    }
                }
            } else {
                LOG_INFO_V0("Thread %d: No config function, using defaults", thread_idx);
            }

            // sm_handle / rt are bound to *this* run's memory and must be
            // (re)created every run, regardless of whether the SO itself was
            // reused above.
            const ChipStorageTaskArgs &args = runtime->get_orch_args();
            int32_t arg_count = args.tensor_count() + args.scalar_count();
            LOG_INFO_V0("Thread %d: sm_ptr=%p, arg_count=%d", thread_idx, runtime->get_gm_sm_ptr(), arg_count);
            for (int32_t i = 0; i < args.tensor_count() && i < 20; i++) {
                const Tensor &t = args.tensor(i);
                LOG_INFO_V0(
                    "Thread %d: orch_args[%d] = TENSOR(data=0x%lx, ndims=%u, dtype=%u)", thread_idx, i,
                    static_cast<uint64_t>(t.buffer.addr), t.ndims, static_cast<unsigned>(t.dtype)
                );
            }
            for (int32_t i = 0; i < args.scalar_count() && (args.tensor_count() + i) < 20; i++) {
                LOG_INFO_V0(
                    "Thread %d: orch_args[%d] = SCALAR(0x%lx)", thread_idx, args.tensor_count() + i,
                    static_cast<uint64_t>(args.scalar(i))
                );
            }

            void *sm_ptr = runtime->get_gm_sm_ptr();

            // Prebuilt-arena fast path. Host has pre-populated the entire
            // runtime arena (PTO2Runtime + orchestrator/scheduler/tensor_map
            // sub-regions + sm_handle wrapper + mailbox) and uploaded it via
            // rtMemcpy into the pooled runtime_arena buffer. We attach to it,
            // wire arena-internal pointers to their device addresses, reset
            // the SM, and finalize the few device-only fields the host could
            // not know at image-build time.
            void *prebuilt_arena = runtime->get_prebuilt_arena_base();
            size_t off_runtime = runtime->get_prebuilt_runtime_offset();
            if (prebuilt_arena == nullptr) {
                LOG_ERROR("Thread %d: prebuilt_arena_base is null", thread_idx);
                runtime_init_ready_.store(true, std::memory_order_release);
                return -1;
            }
            runtime_arena_.attach(prebuilt_arena, DeviceArena::kDefaultBaseAlign);
            rt = reinterpret_cast<PTO2Runtime *>(static_cast<char *>(prebuilt_arena) + off_runtime);

            // Wire every arena-internal pointer field (host wrote host-mirror
            // addresses; we overwrite them with device addresses).
            runtime_wire_arena_pointers(runtime_arena_, rt->prebuilt_layout, rt);
            uint64_t sm_size = PTO2SharedMemoryHandle::calculate_size_per_ring(rt->prebuilt_layout.task_window_sizes);
            for (int r = 0; r < PTO2_MAX_RING_DEPTH; ++r) {
                LOG_INFO_V0(
                    "Thread %d: Ring %d sizes: task_window=%" PRIu64 " heap=%" PRIu64 " dep_pool=%d", thread_idx, r,
                    rt->prebuilt_layout.task_window_sizes[r], rt->prebuilt_layout.heap_sizes[r],
                    rt->prebuilt_layout.dep_pool_capacities[r]
                );
            }

            // Reset SM state. setup_pointers + init_header_per_ring restore
            // ring flow-control counters, layout metadata, error flags, and
            // the per-slot ring->slot_states[] (bind_ring + reset_for_reuse +
            // fanin_count/active_mask zero — previously done inside
            // RingSchedState::init).
            memset(rt->sm_handle, 0, sizeof(*rt->sm_handle));
            if (!rt->sm_handle->init_per_ring(
                    sm_ptr, sm_size, rt->prebuilt_layout.task_window_sizes, rt->prebuilt_layout.heap_sizes
                )) {
                LOG_ERROR("Thread %d: sm_handle->init_per_ring failed", thread_idx);
                rt = nullptr;
                runtime_init_ready_.store(true, std::memory_order_release);
                return -1;
            }

            // AICore completion mailbox lives in the arena; reset it each
            // boot so stale completion notifications from a previous run do
            // not leak.
            memset(rt->aicore_mailbox, 0, sizeof(*rt->aicore_mailbox));

            // Fill ops / core counts (host can't resolve s_runtime_ops's
            // device address nor know the SchedulerContext's core fan-out).
            runtime_finalize_after_wire(rt, sched_ctx_.aic_count(), sched_ctx_.aiv_count());

#if PTO2_PROFILING
            rt->orchestrator.l2_swimlane_level = get_l2_swimlane_level();
            {
                auto &orch = rt->orchestrator;
                for (int r = 0; r < PTO2_MAX_RING_DEPTH; r++) {
                    auto &alloc = orch.rings[r].task_allocator;
                    scope_stats_set_ring_capacity(
                        r, alloc.window_size(), alloc.heap_capacity(), rt->prebuilt_layout.dep_pool_capacities[r]
                    );
                }
                scope_stats_set_tensormap_capacity(orch.tensor_map.pool_capacity());
            }
#endif

            // With multi-ring, slot_states are per-ring inside the scheduler.
            runtime->set_slot_states_ptr(nullptr);

            // Wire scheduler context to the newly created PTO2Runtime before
            // releasing scheduler threads from runtime_init_ready_.
            sched_ctx_.bind_runtime(rt);

            runtime_init_ready_.store(true, std::memory_order_release);

            // Wait for scheduler's one-time init to complete
            sched_ctx_.wait_init_complete();

#if PTO2_PROFILING
            if (get_l2_swimlane_level() >= L2SwimlaneLevel::ORCH_PHASES) {
                l2_swimlane_aicpu_set_orch_thread_idx(thread_idx);
            }
            // scope_stats streams scope_end records off the orchestrator thread:
            // record the per-thread ready_queue index. No-op (writer shared
            // state null) when scope_stats is disabled; the current buffer is
            // popped lazily on the first scope_end append.
            scope_stats_aicpu_set_orch_thread_idx(thread_idx);
#endif

            // dep_gen plugs into the orchestrator thread (single-instance subsystem):
            // set the per-thread queue index and pop the initial buffer before any
            // submit_task can fire inside orch_func_.
            if (is_dep_gen_enabled()) {
                dep_gen_aicpu_set_orch_thread_idx(thread_idx);
                dep_gen_aicpu_init();
            }

#if PTO2_PROFILING
            orch_cycle_start = get_sys_cnt_aicpu();
#endif
            framework_bind_runtime(rt);
            if (*p_bind != nullptr) {
                (*p_bind)(rt);
            }
            // ---- fully_distributed_within_core handoff ----
            // Instead of running orchestration here, wire the distributed engine
            // (resets cursors/flags/heap, points rt->ops at the distributed
            // submit path) and hand the per-core entry off to the AICore worker
            // threads, which replay orchestration in SPMD fashion and execute
            // the tasks they win. This AICPU thread then waits for all workers.
            // See runtime/dist_engine.* and docs/fully_distributed_within_core.md.
            {
                const int32_t num_workers = runtime->worker_count;
                LOG_INFO_V9("[dist] Thread %d: pre-register num_workers=%d runtime=%p", thread_idx, num_workers, (void *)runtime);
                // dist_engine_register repoints rt->ops at the distributed submit
                // table for the duration of the on-core orchestration replay. Save
                // the centralized ops so the scheduler-handoff calls below
                // (rt_orchestration_done / on_orchestration_done) work unchanged.
                const PTO2RuntimeOps *saved_ops = rt->ops;
                // For the CCEC blob path, hand the blob's framework_bind_runtime
                // GM address to the engine so each AICore worker binds the blob's
                // g_current_runtime before replay (0 for the AArch64-.so path,
                // where binding already happened above via (*p_bind)(rt)).
                const uint64_t blob_bind_addr = orch_so_table_[callable_id].blob_bind_addr;
                void *core_main =
                    dist_engine_register(rt, *p_func, &orch_args_cached_, num_workers, runtime, blob_bind_addr);
                LOG_INFO_V9("[dist] Thread %d: post-register core_main=%p global_data_base=%p",
                            thread_idx, core_main, (void *)(uintptr_t)runtime->dist.global_data_base);
                // DIAG: does the AICPU's own DistGlobal init land in HBM at this VA?
                // Invalidate + read seg[0..1] back. If sane (0), AICPU writes landed
                // and the AICore's *different* view is the bug; if 0xffffffff, the
                // AICPU writes never reached this physical page.
                {
                    volatile uint32_t *segp =
                        reinterpret_cast<volatile uint32_t *>(static_cast<uintptr_t>(runtime->dist.global_data_base));
                    cache_invalidate_range(const_cast<const void *>(reinterpret_cast<volatile void *>(segp)), 64);
                    uint32_t s0 = segp[0], s1 = segp[1];
                    LOG_INFO_V9("[dist] Thread %d: AICPU readback seg[0]=0x%x seg[1]=0x%x", thread_idx, s0, s1);
                }
                // DIAG (route-A feasibility): probe whether this A5 can hand out an
                // AICore-uncacheable alias for the DistGlobal reserve VA. Logs the
                // raw halMemCtl results so we can decide route A vs route B.
                {
                    AicpuUncacheProbe up{};
                    aicpu_device_probe_uncacheable(
                        reinterpret_cast<void *>(static_cast<uintptr_t>(runtime->dist.global_data_base)), &up);
                    LOG_INFO_V9(
                        "[dist] Thread %d: UNCACHE PROBE ctl_resolved=%d dpt_rc=%d dpt_off=0x%llx "
                        "feat_rc=%d feat_bits=0x%llx dcache_rc=%d dcache_addr=0x%llx",
                        thread_idx, up.hal_ctl_resolved, up.dpt_rc, (unsigned long long)up.dpt_offset,
                        up.feature_rc, (unsigned long long)up.feature_bits, up.dcache_rc,
                        (unsigned long long)up.dcache_addr);
                }
                runtime->dist.core_main_fn = reinterpret_cast<uint64_t>(core_main);
                runtime->dist.num_workers = num_workers;
                runtime->dist.done_count = 0;
                cache_flush_range(const_cast<const void *>(static_cast<const volatile void *>(&runtime->dist.core_main_fn)), 64);
                // Publish the go signal to EACH worker's per-core dist_go flag.
                // dist_go lives in the FIRST handshake cache line (offset 32).
                // The AICPU->AICore path is NOT coherent on A5, so a plain store
                // + barrier does NOT reach the AICore's dcci-invalidate poll
                // (only 2/9 cores observed it without a flush). cache_flush_range
                // (write-back) of the first line is REQUIRED to push dist_go=1
                // to GM. dist_done lives in the SECOND cache line (offset 64),
                // so flushing the first line cannot clobber it. The AICore polls
                // with dcci(my_hank, SINGLE_CACHE_LINE) — the same primitive the
                // Phase 1 aicpu_ready poll uses.
                for (int32_t i = 0; i < num_workers; i++) {
                    OUT_OF_ORDER_STORE_BARRIER();
                    runtime->workers[i].dist_go = 1u;
                    cache_flush_range(&runtime->workers[i], 64);
                }
                OUT_OF_ORDER_STORE_BARRIER();
                // Also set the shared dist.go (best-effort; the per-core dist_go
                // above is the authoritative signal the AICore polls).
                runtime->dist.go = 1u;
                cache_flush_range(const_cast<const void *>(static_cast<const volatile void *>(&runtime->dist.go)), 64);
                OUT_OF_ORDER_STORE_BARRIER();
                LOG_INFO_V9("[dist] Thread %d: engine wired + dist_go flushed, %d workers launched", thread_idx, num_workers);
                uint32_t wait_iters = 0;
                // Onboard: completion is observed via the PER-CORE dist_done flag
                // (AICore sets it + dcci write-back of the SECOND handshake line
                // after dist_core_main). The shared atomicAdd done_count was NOT
                // visible to the AICPU on A5. On sim, done_count (incremented
                // inside dist_core_main via GCC __atomic) is the authoritative
                // counter; dist_done is also set there as best-effort. Wait until
                // EITHER crosses num_workers.
                uint32_t dist_done_count = 0;
                while (dist_done_count < static_cast<uint32_t>(num_workers) && static_cast<uint32_t>(runtime->dist.done_count) < static_cast<uint32_t>(num_workers)) {
                    SPIN_WAIT_HINT();
                    if ((++wait_iters & 0x3FFFFFF) == 0) {
                        // Re-publish dist_go: re-write + re-flush the FIRST line.
                        // This cannot clobber dist_done (second line). Kept until
                        // every core has observed dist_go=1 and entered
                        // dist_core_main.
                        for (int32_t i = 0; i < num_workers; i++) {
                            runtime->workers[i].dist_go = 1u;
                            cache_flush_range(&runtime->workers[i], 64);
                        }
                        // INVALIDATE (never flush) the SECOND handshake line of
                        // each worker so the dist_done read discards the AICPU's
                        // stale copy and fetches the AICore's dcci write-back via
                        // coherence. invalidate-only never writes back, so it
                        // cannot clobber the AICore's dist_done=1. Then count.
                        dist_done_count = 0;
                        for (int32_t i = 0; i < num_workers; i++) {
                            cache_invalidate_range(const_cast<const void *>(reinterpret_cast<volatile void *>(&runtime->workers[i].dist_done)), sizeof(uint32_t));
                            if (runtime->workers[i].dist_done != 0u) dist_done_count++;
                        }
                        cache_invalidate_range(const_cast<const void *>(reinterpret_cast<volatile void *>(&runtime->dist.done_count)), sizeof(runtime->dist.done_count));
                        // Each worker's crumb sits on its own cache line (stride
                        // AICORE_PROGRESS_STRIDE); invalidate the whole span so the
                        // AICore write-backs become visible before we read them.
                        cache_invalidate_range(const_cast<const void *>(reinterpret_cast<volatile void *>(&runtime->dist.aicore_progress[0])), sizeof(runtime->dist.aicore_progress[0]) * num_workers * AICORE_PROGRESS_STRIDE);
                        char prog[32 * 4];
                        int off = 0;
                        for (int i = 0; i < num_workers && i < 32; i++)
                            off += snprintf(prog + off, sizeof(prog) - off, "%u,", runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE]);
                        // DIST_DBG stashes a 64-bit value in this worker's crumb
                        // line: slot+1 = low 32b, slot+2 = high 32b. Recombine.
                        char dbg[32 * 20];
                        int doff = 0;
                        for (int i = 0; i < num_workers && i < 16; i++) {
                            uint64_t lo = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 1];
                            uint64_t hi = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 2];
                            doff += snprintf(dbg + doff, sizeof(dbg) - doff, "0x%llx,", (unsigned long long)((hi << 32) | lo));
                        }
                        LOG_INFO_V9("[dist] Thread %d: waiting dist_done=%d done_count=%d/%d (go=%u) progress=[%s] dbg=[%s]",
                                thread_idx, dist_done_count,
                                runtime->dist.done_count, num_workers, runtime->dist.go, prog, dbg);
                        {
                            char tm[32 * 8];
                            int toff = 0;
                            for (int i = 0; i < num_workers && i < 32; i++) {
                                uint32_t s5 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 5];
                                uint32_t s6 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 6];
                                uint32_t s7 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 7];
                                if (s5 != 0 || s6 != 0 || s7 != 0)
                                    toff += snprintf(tm + toff, sizeof(tm) - toff, "c%d(tm=%u role=%u aic=%u) ", i, s5, s6, s7);
                            }
                            if (toff > 0)
                                LOG_INFO_V9("[dist] Thread %d: TYPE_MATCH %s", thread_idx, tm);
                        }
                        // Print slot 1-7 (fn_addr, tensor buffer.addr, start_offset, counts) for cores at crumb 50
                        {
                            char ta[32 * 60];
                            int taoff = 0;
                            for (int i = 0; i < num_workers && i < 32; i++) {
                                uint32_t crumb = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE];
                                uint32_t s1 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 1];
                                uint32_t s2 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 2];
                                uint32_t s3 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 3];
                                uint32_t s4 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 4];
                                uint32_t s5 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 5];
                                uint32_t s6 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 6];
                                uint32_t s7 = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 7];
                                if (crumb == 50 || s1 != 0)
                                    taoff += snprintf(ta + taoff, sizeof(ta) - taoff,
                                        "c%d(crumb=%u fn=0x%08x%08x buf=0x%08x%08x off=%u tc=%u sc=%u) ",
                                        i, crumb, s2, s1, s4, s3, s5, s6, s7);
                            }
                            if (taoff > 0)
                                LOG_INFO_V9("[dist] Thread %d: FN_DIAG %s", thread_idx, ta);
                        }
                        // C16 DIAG: task-0 first-output create_info as read by dist_submit_impl
                        // (slots 9-13, written on-core during submit — persists through a crash).
                        LOG_INFO_V9("[dist] Thread %d: CI(t0.out0) @0x%x%08x ndims=%u shape0=%u logicalB=%u",
                                thread_idx,
                                runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 10],
                                runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 9],
                                runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 11],
                                runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 12],
                                runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 13]);
                    }
                }
                // C13 DIAG: on a fast/clean run the wait loop above exits before
                // its throttled (0x3FFFFFF) progress print ever fires, so we never
                // see the final crumbs/dbg. Dump them ONCE here unconditionally so
                // clean-but-wrong-output runs still surface each core's last crumb
                // and stashed dbg value (e.g. resolve_kernel_addr).
                {
                    cache_invalidate_range(const_cast<const void *>(reinterpret_cast<volatile void *>(&runtime->dist.aicore_progress[0])), sizeof(runtime->dist.aicore_progress[0]) * num_workers * AICORE_PROGRESS_STRIDE);
                    char prog[32 * 4];
                    int off = 0;
                    for (int i = 0; i < num_workers && i < 32; i++)
                        off += snprintf(prog + off, sizeof(prog) - off, "%u,", runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE]);
                    char dbg[32 * 20];
                    int doff = 0;
                    for (int i = 0; i < num_workers && i < 16; i++) {
                        uint64_t lo = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 1];
                        uint64_t hi = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 2];
                        doff += snprintf(dbg + doff, sizeof(dbg) - doff, "0x%llx,", (unsigned long long)((hi << 32) | lo));
                    }
                    LOG_INFO_V9("[dist] Thread %d: FINAL done_count=%d/%d progress=[%s] dbg=[%s]",
                            thread_idx, runtime->dist.done_count, num_workers, prog, dbg);
                    // C16 DIAG: each core stashes its LAST executed task's out[0]
                    // (slot+3, as int) and task_id (slot+4) — see dist_engine.cpp
                    // execute_slot. Print core->(task_id: out[0]) so the union over
                    // cores reveals the c/d/e/g/f chain (t0=c,t1=d,t2=e,t3=g,t4=f).
                    char oc[32 * 40];
                    int ooff = 0;
                    for (int i = 0; i < num_workers && i < 32; i++) {
                        int32_t v0 = (int32_t)runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 3];
                        uint32_t tid = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 4];
                        uint32_t ish = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 5];
                        uint32_t isz = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 6];
                        uint32_t osh = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 7];
                        uint32_t osz = runtime->dist.aicore_progress[i * AICORE_PROGRESS_STRIDE + 8];
                        if (v0 != 0 || ish != 0 || osh != 0)
                            ooff += snprintf(oc + ooff, sizeof(oc) - ooff, "c%d(t%u [0]=%d inSh=%u inSz=%u outSh=%u outSz=%u) ", i, tid, v0, ish, isz, osh, osz);
                    }
                    LOG_INFO_V9("[dist] Thread %d: DBGOUT %s", thread_idx, oc);
                    // C16 DIAG: task-0 first-output create_info as read by dist_submit_impl.
                    uint32_t cilo = runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 9];
                    uint32_t cihi = runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 10];
                    uint32_t cind = runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 11];
                    uint32_t cish = runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 12];
                    uint32_t cilog = runtime->dist.aicore_progress[0 * AICORE_PROGRESS_STRIDE + 13];
                    LOG_INFO_V9("[dist] Thread %d: CI(t0.out0) @0x%x%08x ndims=%u shape0=%u logicalB=%u",
                            thread_idx, cihi, cilo, cind, cish, cilog);
                }
                // All workers done (single-threaded here): emit the per-core
                // execution swimlane if PTO_DIST_SWIMLANE is set (else no-op).
                dist_engine_dump_trace();
                rt->ops = saved_ops;
                LOG_INFO_V9("[dist] Thread %d: all %d distributed workers finished", thread_idx, num_workers);
            }

            // Flush the (potentially partially-filled) DepGenBuffer so the host
            // collector can pick it up before this orchestrator thread joins.
            if (is_dep_gen_enabled()) {
                dep_gen_aicpu_flush();
            }
#if PTO2_PROFILING
            // Push the partially-filled scope_stats buffer so the host gets the
            // final scope_end records. Idempotent / no-op when disabled.
            scope_stats_aicpu_flush_buffers();
#endif
#if PTO2_PROFILING
            uint64_t orch_cycle_end = get_sys_cnt_aicpu();
            (void)orch_cycle_end;
#endif

            // Print orchestrator profiling data
#if PTO2_ORCH_PROFILING
            PTO2OrchProfilingData p = orchestrator_get_profiling();
            uint64_t total =
                p.sync_cycle + p.alloc_cycle + p.args_cycle + p.lookup_cycle + p.insert_cycle + p.fanin_cycle;
            if (total == 0) total = 1;  // avoid div-by-zero
            LOG_INFO_V9(
                "Thread %d: === Orchestrator Profiling: %" PRId64 " tasks, total=%.3fus ===", thread_idx,
                static_cast<int64_t>(p.submit_count), cycles_to_us(total)
            );
            LOG_INFO_V9(
                "Thread %d:   task+heap_alloc: %.3fus (%.1f%%)  work=%.3fus wait=%.3fus  atomics=%" PRIu64 "",
                thread_idx, cycles_to_us(p.alloc_cycle), p.alloc_cycle * 100.0 / total,
                cycles_to_us(p.alloc_cycle - p.alloc_wait_cycle), cycles_to_us(p.alloc_wait_cycle),
                static_cast<uint64_t>(p.alloc_atomic_count)
            );
            LOG_INFO_V9(
                "Thread %d:   sync_tensormap : %.3fus (%.1f%%)", thread_idx, cycles_to_us(p.sync_cycle),
                p.sync_cycle * 100.0 / total
            );
            LOG_INFO_V9(
                "Thread %d:   lookup+dep     : %.3fus (%.1f%%)", thread_idx, cycles_to_us(p.lookup_cycle),
                p.lookup_cycle * 100.0 / total
            );
            LOG_INFO_V9(
                "Thread %d:   tensormap_ins  : %.3fus (%.1f%%)", thread_idx, cycles_to_us(p.insert_cycle),
                p.insert_cycle * 100.0 / total
            );
            LOG_INFO_V9(
                "Thread %d:   param_copy     : %.3fus (%.1f%%)  atomics=%" PRIu64 "", thread_idx,
                cycles_to_us(p.args_cycle), p.args_cycle * 100.0 / total, static_cast<uint64_t>(p.args_atomic_count)
            );
            LOG_INFO_V9(
                "Thread %d:   fanin+ready    : %.3fus (%.1f%%)  work=%.3fus wait=%.3fus", thread_idx,
                cycles_to_us(p.fanin_cycle), p.fanin_cycle * 100.0 / total,
                cycles_to_us(p.fanin_cycle - p.fanin_wait_cycle), cycles_to_us(p.fanin_wait_cycle)
            );
            LOG_INFO_V9(
                "Thread %d:   avg/task       : %.3fus", thread_idx,
                p.submit_count > 0 ? cycles_to_us(total) / p.submit_count : 0.0
            );

#if PTO2_TENSORMAP_PROFILING
            PTO2TensorMapProfilingData tp = pto2_tensormap_get_profiling();
            LOG_INFO_V9("Thread %d: === TensorMap Lookup Stats ===", thread_idx);
            LOG_INFO_V9(
                "Thread %d:   lookups        : %" PRIu64 ", inserts: %" PRIu64 "", thread_idx,
                static_cast<uint64_t>(tp.lookup_count), static_cast<uint64_t>(tp.insert_count)
            );
            LOG_INFO_V9(
                "Thread %d:   chain walked   : total=%" PRIu64 ", avg=%.1f, max=%d", thread_idx,
                static_cast<uint64_t>(tp.lookup_chain_total),
                tp.lookup_count > 0 ? static_cast<double>(tp.lookup_chain_total) / tp.lookup_count : 0.0,
                tp.lookup_chain_max
            );
            LOG_INFO_V9(
                "Thread %d:   overlap checks : %" PRIu64 ", hits=%" PRIu64 " (%.1f%%)", thread_idx,
                static_cast<uint64_t>(tp.overlap_checks), static_cast<uint64_t>(tp.overlap_hits),
                tp.overlap_checks > 0 ? tp.overlap_hits * 100.0 / tp.overlap_checks : 0.0
            );
#endif
#endif  // PTO2_ORCH_PROFILING

            // Latch task count from PTO2 shared memory to hand off to the
            // scheduler. The orchestrator's run window (start_time / end_time /
            // submit_count) is no longer published to shared memory — the
            // device LOG_INFO_V9 "orch_start=… orch_end=… orch_cost=…" line
            // below carries the same envelope info for debugging, and
            // host-side swimlane derives per-phase timing from the per-event
            // L2SwimlaneAicpuPhaseRecord[] stream that already covers everything inside
            // submit_task().
            int32_t total_tasks = 0;
            if (rt->orchestrator.sm_header) {
                for (int r = 0; r < PTO2_MAX_RING_DEPTH; r++) {
                    total_tasks +=
                        rt->orchestrator.sm_header->rings[r].fc.current_task_index.load(std::memory_order_acquire);
                }
            }

#if PTO2_PROFILING
            submitted_tasks = total_tasks;
#endif

            // Signal completion to the orchestrator state machine
            rt_orchestration_done(rt);

            sched_ctx_.on_orchestration_done(runtime, rt, thread_idx, total_tasks);
        }
#if PTO2_PROFILING
        uint64_t orch_end_ts = get_sys_cnt_aicpu();
        LOG_INFO_V9(
            "Thread %d: orch_start=%" PRIu64 " orch_end=%" PRIu64 " orch_cost=%.3fus", thread_idx,
            static_cast<uint64_t>(orch_cycle_start), static_cast<uint64_t>(orch_end_ts),
            cycles_to_us(orch_end_ts - orch_cycle_start)
        );
        if (submitted_tasks >= 0) {
            LOG_INFO_V9(
                "PTO2 total submitted tasks = %d, already executed %d tasks", submitted_tasks,
                sched_ctx_.completed_tasks_count()
            );
        }
#endif
        LOG_INFO_V0("Thread %d: Orchestrator completed", thread_idx);
    }

    // Scheduler thread (orchestrator threads skip dispatch when orch_to_sched_ is false)
    if (!sched_ctx_.is_completed() && (thread_idx < sched_thread_num_ || orch_to_sched_)) {
        // Device orchestration: wait for the primary orchestrator to initialize the SM header
        while (!runtime_init_ready_.load(std::memory_order_acquire)) {
            SPIN_WAIT_HINT();
        }
        if (rt == nullptr) {
            LOG_ERROR("Thread %d: rt is null after orchestrator error, skipping dispatch", thread_idx);
        } else {
            sched_ctx_.bind_runtime(rt);
            int32_t completed = sched_ctx_.resolve_and_dispatch(runtime, thread_idx);
            if (completed < 0) {
                LOG_ERROR("Thread %d: Scheduler failed with rc=%d", thread_idx, completed);
                run_rc = completed;
            } else {
                LOG_INFO_V0("Thread %d: Executed %d tasks from runtime", thread_idx, completed);
            }
        }
    }

    // Always shutdown AICore — even if sched_ctx_.completed_ was already true.
    // platform_deinit_aicore_regs is idempotent; orchestrator threads have
    // core_trackers_[thread_idx].core_num() == 0 so they skip the loop harmlessly.
    int32_t shutdown_rc = sched_ctx_.shutdown(thread_idx);
    if (shutdown_rc != 0 && run_rc == 0) {
        run_rc = shutdown_rc;
    }

    LOG_INFO_V0("Thread %d: Completed", thread_idx);

    // Check if this is the last thread to finish
    int32_t prev_finished = finished_count_.fetch_add(1, std::memory_order_acq_rel);
    if (prev_finished + 1 == aicpu_thread_num_) {
        finished_.store(true, std::memory_order_release);
        // Destroy PTO2 runtime. sm_handle / rt are recreated every run so we
        // always tear them down here, but we keep the per-cid orch SO entries
        // alive for the next run's cache-hit reuse (see run() reload_so branch).
        if (rt != nullptr) {
            // Clear g_current_runtime in this DSO and in the orchestration SO before destroying rt.
            const int32_t callable_id = runtime->get_active_callable_id();
            framework_bind_runtime(nullptr);
            if (callable_id >= 0 && callable_id < MAX_REGISTERED_CALLABLE_IDS) {
                DeviceOrchestrationBindRuntimeFunc bind = orch_so_table_[callable_id].bind;
                if (bind != nullptr) {
                    bind(nullptr);
                }
            }
            runtime_destroy(rt, runtime_arena_);
            rt = nullptr;
        }
    }

    return run_rc;
}

void AicpuExecutor::deinit(Runtime *runtime) {
    // 1. Invalidate AICPU cache for Runtime address range.
    //    Next round's Host DMA (rtMemcpy) writes fresh Runtime to HBM but
    //    bypasses this cache. Invalidating now ensures next round reads from HBM.
    cache_invalidate_range(runtime, sizeof(Runtime));

    // Reset all SchedulerContext-owned state in one place.
    sched_ctx_.deinit();

    finished_count_.store(0, std::memory_order_release);
    runtime_init_ready_.store(false, std::memory_order_release);

    aicpu_thread_num_ = 0;
    sched_thread_num_ = 0;
    orch_to_sched_ = false;

    orch_args_cached_.reset();
    // orch_so_table_ entries are intentionally preserved across deinit: the
    // next run reuses cached handles when register_new_callable_id() returns
    // false. The destructor releases them at process teardown.

    // Clear file-scope PTO2Runtime pointer (freed by orchestrator thread before deinit)
    rt = nullptr;

    // Clear dep_gen file-local bookkeeping. No-op when dep_gen is disabled.
    dep_gen_aicpu_finalize();

    LOG_INFO_V0("DeInit: Runtime execution state reset");

    initialized_.store(false, std::memory_order_release);
    init_done_.store(false, std::memory_order_release);
    init_failed_.store(false, std::memory_order_release);
    thread_idx_.store(0, std::memory_order_release);
    finished_.store(false, std::memory_order_release);

    LOG_INFO_V0("DeInit: AicpuExecutor reset complete");
}

// ===== Public Entry Point =====

/**
 * aicpu_execute - Main AICPU kernel execution entry point
 *
 * This is called by DynTileFwkBackendKernelServer in kernel.cpp.
 * Orchestrates the complete task runtime execution:
 * 1. Initialize executor (thread-safe, first thread only)
 * 2. Wait for initialization to complete
 * 3. Execute tasks on managed cores
 * 4. Cleanup when last thread finishes
 *
 * @param runtime Pointer to Runtime structure
 * @return 0 on success, non-zero on error
 */
extern "C" int32_t aicpu_execute(Runtime *runtime) {
    if (runtime == nullptr) {
        LOG_ERROR("%s", "Invalid argument: null Runtime pointer");
        return -1;
    }

    LOG_INFO_V0("%s", "aicpu_execute: Starting AICPU kernel execution");

    g_aicpu_executor.init(runtime);

    while (!g_aicpu_executor.init_done_.load(std::memory_order_acquire)) {
        if (g_aicpu_executor.init_failed_.load(std::memory_order_acquire)) {
            LOG_ERROR("%s", "aicpu_execute: Initialization failed, aborting execution");
            return -1;
        }
    }

    int32_t rc = g_aicpu_executor.run(runtime);
    if (rc != 0) {
        LOG_ERROR("aicpu_execute: Thread execution failed with rc=%d", rc);
    }

    int32_t runtime_rc = read_runtime_status(runtime);

    // Last thread cleans up
    if (g_aicpu_executor.finished_.load(std::memory_order_acquire)) {
        LOG_INFO_V0("aicpu_execute: Last thread finished, cleaning up");
        g_aicpu_executor.deinit(runtime);
    }

    if (runtime_rc != 0) {
        LOG_ERROR("aicpu_execute: PTO2 runtime failed with rc=%d", runtime_rc);
        return runtime_rc;
    }

    if (rc != 0) {
        return rc;
    }

    LOG_INFO_V0("%s", "aicpu_execute: Kernel execution completed successfully");
    return 0;
}
