vivado* 
*~ 
*.pyc 
.cxl.ip/ 
cxl_error.log
*.log
Vivado*
Modelsim*
profpga
<<<<<<< HEAD
*.out
=======
>>>>>>> origin/master
