 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: tri_level_sync_generator            Date: 10-30-2003,  1:04PM
Device Used: XC95144XV-4-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
27 /144 ( 18%) 35  /720  (  4%) 17 /144 ( 11%) 19 /81  ( 23%) 33 /432 (  7%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    0           0    |  I/O              :    15       58
Output        :   15          15    |  GCK/IO           :     3        0
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    3           3    |  GSR/IO           :     1        0
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     19          19

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                         17
Non-registered Macrocell driving I/O          10

GLOBAL RESOURCES:

Signal 'f27m' mapped onto global clock net GCK1.
Signal 'f14835m' mapped onto global clock net GCK2.
Signal 'f1485m' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Signal 'mreset' mapped onto global set/reset net GSR1.

POWER DATA:

There are 27 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 27 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'sck'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'mosi'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'cs'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total Signals Loc     Pwr  Slew Pin  Pin     Pin   Output    
Name                Pt    Used            Mode Rate #    Type    Use   Bank      
bcb_l<0>            2     7       FB8_15  STD  SLOW 72   I/O     O     LVTTL   
bcb_l<1>            2     8       FB8_17  STD  SLOW 73   I/O     O     LVTTL   
bcb_l<2>            2     9       FB6_2   STD  SLOW 74   I/O     O     LVTTL   
bcb_l<3>            2     10      FB6_5   STD  SLOW 76   I/O     O     LVTTL   
div<0>              2     5       FB7_16  STD            (b)     (b)           
div<1>              3     5       FB7_18  STD            (b)     (b)           
div<2>              2     3       FB7_15  STD       60   I/O     (b)           
div<3>              3     5       FB7_17  STD       61   I/O     (b)           
f14835_div2         1     1       FB2_18  STD            (b)     (b)           
f1485_div2          1     1       FB2_17  STD       10   I/O     (b)           
gpbus<0>            0     0       FB1_5   STD  FAST 13   I/O     O     LVTTL   
gpbus<1>            0     0       FB1_6   STD  FAST 14   I/O     O     LVTTL   
gpbus<2>            0     0       FB1_8   STD  FAST 15   I/O     O     LVTTL   
gpbus<3>            0     0       FB1_9   STD  FAST 16   I/O     O     LVTTL   
gpbus<4>            0     0       FB1_11  STD  FAST 17   I/O     O     LVTTL   
gpbus<5>            0     0       FB1_12  STD  FAST 18   I/O     O     LVTTL   
gpbus<6>            0     0       FB1_14  STD  FAST 19   I/O     O     LVTTL   
gpbus<7>            0     0       FB1_15  STD  FAST 20   I/O     O     LVTTL   
phase<0>            1     1       FB1_7   STD            (b)     (b)           
phase<1>            2     2       FB1_18  STD            (b)     (b)           
phase<2>            2     3       FB1_17  STD       22   GCK/I/O GCK           
phase<3>            2     4       FB1_16  STD            (b)     (b)           
phase<4>            2     5       FB1_13  STD            (b)     (b)           
phase<5>            2     6       FB1_10  STD            (b)     (b)           
sync                3     6       FB7_12  STD  FAST 58   I/O     O     LVTTL   
sync_in             0     0       FB5_8   STD  FAST 39   I/O     O     LVTTL   
sync_t              1     2       FB7_11  STD  FAST 56   I/O     O     LVTTL   

** INPUTS **
Signal                            Loc               Pin  Pin     Pin
Name                                                #    Type    Use
f14835m                           FB3_2             23   GCK/I/O GCK
f1485m                            FB3_8             27   GCK/I/O GCK
f27m                              FB1_17            22   GCK/I/O GCK
mreset                            FB2_2             99   GSR/I/O GSR

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1          14           6           6           11         8/0       11   
FB2           2           2           2            2         0/0       10   
FB3           0           0           0            0         0/0       10   
FB4           0           0           0            0         0/0       10   
FB5           1           0           0            0         1/0       10   
FB6           2          10          10            4         2/0       10   
FB7           6           7           7           14         2/0       10   
FB8           2           8           8            4         2/0       10   
            ----                                -----       -----     ----- 
             27                                   35        15/0       81   
*********************************** FB1 ************************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB1_1             (b)                  
(unused)              0    0    0    5   FB1_2        11   I/O                  
(unused)              0    0    0    5   FB1_3        12   I/O                  
(unused)              0    0    0    5   FB1_4             (b)                  
gpbus<0>              0    0    0    5   FB1_5   STD  13   I/O     O     LVTTL  
gpbus<1>              0    0    0    5   FB1_6   STD  14   I/O     O     LVTTL  
phase<0>              1    0    0    4   FB1_7   STD       (b)     (b)          
gpbus<2>              0    0    0    5   FB1_8   STD  15   I/O     O     LVTTL  
gpbus<3>              0    0    0    5   FB1_9   STD  16   I/O     O     LVTTL  
phase<5>              2    0    0    3   FB1_10  STD       (b)     (b)          
gpbus<4>              0    0    0    5   FB1_11  STD  17   I/O     O     LVTTL  
gpbus<5>              0    0    0    5   FB1_12  STD  18   I/O     O     LVTTL  
phase<4>              2    0    0    3   FB1_13  STD       (b)     (b)          
gpbus<6>              0    0    0    5   FB1_14  STD  19   I/O     O     LVTTL  
gpbus<7>              0    0    0    5   FB1_15  STD  20   I/O     O     LVTTL  
phase<3>              2    0    0    3   FB1_16  STD       (b)     (b)          
phase<2>              2    0    0    3   FB1_17  STD  22   GCK/I/O GCK          
phase<1>              2    0    0    3   FB1_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "phase<0>"         3: "phase<2>"         5: "phase<4>" 
  2: "phase<1>"         4: "phase<3>"         6: "phase<5>" 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
gpbus<0>             ........................................ 0       0
gpbus<1>             ........................................ 0       0
phase<0>             X....................................... 1       1
gpbus<2>             ........................................ 0       0
gpbus<3>             ........................................ 0       0
phase<5>             XXXXXX.................................. 6       6
gpbus<4>             ........................................ 0       0
gpbus<5>             ........................................ 0       0
phase<4>             XXXXX................................... 5       5
gpbus<6>             ........................................ 0       0
gpbus<7>             ........................................ 0       0
phase<3>             XXXX.................................... 4       4
phase<2>             XXX..................................... 3       3
phase<1>             XX...................................... 2       2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ************************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB2_1             (b)                  
(unused)              0    0    0    5   FB2_2        99   GSR/I/O GSR          
(unused)              0    0    0    5   FB2_3             (b)                  
(unused)              0    0    0    5   FB2_4             (b)                  
(unused)              0    0    0    5   FB2_5        1    GTS/I/O              
(unused)              0    0    0    5   FB2_6        2    GTS/I/O              
(unused)              0    0    0    5   FB2_7             (b)                  
(unused)              0    0    0    5   FB2_8        3    GTS/I/O              
(unused)              0    0    0    5   FB2_9        4    GTS/I/O              
(unused)              0    0    0    5   FB2_10            (b)                  
(unused)              0    0    0    5   FB2_11       6    I/O                  
(unused)              0    0    0    5   FB2_12       7    I/O                  
(unused)              0    0    0    5   FB2_13            (b)                  
(unused)              0    0    0    5   FB2_14       8    I/O                  
(unused)              0    0    0    5   FB2_15       9    I/O                  
(unused)              0    0    0    5   FB2_16            (b)                  
f1485_div2            1    0    0    4   FB2_17  STD  10   I/O     (b)          
f14835_div2           1    0    0    4   FB2_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: f14835_div2        2: f1485_div2       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
f1485_div2           .X...................................... 1       1
f14835_div2          X....................................... 1       1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB3_1             (b)                  
(unused)              0    0    0    5   FB3_2        23   GCK/I/O GCK          
(unused)              0    0    0    5   FB3_3             (b)                  
(unused)              0    0    0    5   FB3_4             (b)                  
(unused)              0    0    0    5   FB3_5        24   I/O                  
(unused)              0    0    0    5   FB3_6        25   I/O                  
(unused)              0    0    0    5   FB3_7             (b)                  
(unused)              0    0    0    5   FB3_8        27   GCK/I/O GCK          
(unused)              0    0    0    5   FB3_9        28   I/O                  
(unused)              0    0    0    5   FB3_10            (b)                  
(unused)              0    0    0    5   FB3_11       29   I/O                  
(unused)              0    0    0    5   FB3_12       30   I/O                  
(unused)              0    0    0    5   FB3_13            (b)                  
(unused)              0    0    0    5   FB3_14       32   I/O                  
(unused)              0    0    0    5   FB3_15       33   I/O                  
(unused)              0    0    0    5   FB3_16            (b)                  
(unused)              0    0    0    5   FB3_17       34   I/O                  
(unused)              0    0    0    5   FB3_18            (b)                  
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB4_1             (b)                  
(unused)              0    0    0    5   FB4_2        87   I/O                  
(unused)              0    0    0    5   FB4_3             (b)                  
(unused)              0    0    0    5   FB4_4             (b)                  
(unused)              0    0    0    5   FB4_5        89   I/O                  
(unused)              0    0    0    5   FB4_6        90   I/O                  
(unused)              0    0    0    5   FB4_7             (b)                  
(unused)              0    0    0    5   FB4_8        91   I/O                  
(unused)              0    0    0    5   FB4_9        92   I/O                  
(unused)              0    0    0    5   FB4_10            (b)                  
(unused)              0    0    0    5   FB4_11       93   I/O                  
(unused)              0    0    0    5   FB4_12       94   I/O                  
(unused)              0    0    0    5   FB4_13            (b)                  
(unused)              0    0    0    5   FB4_14       95   I/O                  
(unused)              0    0    0    5   FB4_15       96   I/O                  
(unused)              0    0    0    5   FB4_16            (b)                  
(unused)              0    0    0    5   FB4_17       97   I/O                  
(unused)              0    0    0    5   FB4_18            (b)                  
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB5_1             (b)                  
(unused)              0    0    0    5   FB5_2        35   I/O                  
(unused)              0    0    0    5   FB5_3             (b)                  
(unused)              0    0    0    5   FB5_4             (b)                  
(unused)              0    0    0    5   FB5_5        36   I/O                  
(unused)              0    0    0    5   FB5_6        37   I/O                  
(unused)              0    0    0    5   FB5_7             (b)                  
sync_in               0    0    0    5   FB5_8   STD  39   I/O     O     LVTTL  
(unused)              0    0    0    5   FB5_9        40   I/O                  
(unused)              0    0    0    5   FB5_10            (b)                  
(unused)              0    0    0    5   FB5_11       41   I/O                  
(unused)              0    0    0    5   FB5_12       42   I/O                  
(unused)              0    0    0    5   FB5_13            (b)                  
(unused)              0    0    0    5   FB5_14       43   I/O                  
(unused)              0    0    0    5   FB5_15       46   I/O                  
(unused)              0    0    0    5   FB5_16            (b)                  
(unused)              0    0    0    5   FB5_17       49   I/O                  
(unused)              0    0    0    5   FB5_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
sync_in              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ************************************
Number of function block inputs used/remaining:               10/44
Number of signals used by logic mapping into function block:  10
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB6_1             (b)                  
bcb_l<2>              2    0    0    3   FB6_2   STD  74   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_3             (b)                  
(unused)              0    0    0    5   FB6_4             (b)                  
bcb_l<3>              2    0    0    3   FB6_5   STD  76   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_6        77   I/O                  
(unused)              0    0    0    5   FB6_7             (b)                  
(unused)              0    0    0    5   FB6_8        78   I/O                  
(unused)              0    0    0    5   FB6_9        79   I/O                  
(unused)              0    0    0    5   FB6_10            (b)                  
(unused)              0    0    0    5   FB6_11       80   I/O                  
(unused)              0    0    0    5   FB6_12       81   I/O                  
(unused)              0    0    0    5   FB6_13            (b)                  
(unused)              0    0    0    5   FB6_14       82   I/O                  
(unused)              0    0    0    5   FB6_15       85   I/O                  
(unused)              0    0    0    5   FB6_16            (b)                  
(unused)              0    0    0    5   FB6_17       86   I/O                  
(unused)              0    0    0    5   FB6_18            (b)                  

Signals Used by Logic in Function Block
  1: "bcb_l<0>"         5: "phase<0>"         8: "phase<3>" 
  2: "bcb_l<1>"         6: "phase<1>"         9: "phase<4>" 
  3: "bcb_l<2>"         7: "phase<2>"        10: "phase<5>" 
  4: "bcb_l<3>"       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
bcb_l<2>             XXX.XXXXXX.............................. 9       9
bcb_l<3>             XXXXXXXXXX.............................. 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ************************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB7_1             (b)                  
(unused)              0    0    0    5   FB7_2        50   I/O                  
(unused)              0    0    0    5   FB7_3             (b)                  
(unused)              0    0    0    5   FB7_4             (b)                  
(unused)              0    0    0    5   FB7_5        52   I/O                  
(unused)              0    0    0    5   FB7_6        53   I/O                  
(unused)              0    0    0    5   FB7_7             (b)                  
(unused)              0    0    0    5   FB7_8        54   I/O                  
(unused)              0    0    0    5   FB7_9        55   I/O                  
(unused)              0    0    0    5   FB7_10            (b)                  
sync_t                1    0    0    4   FB7_11  STD  56   I/O     O     LVTTL  
sync                  3    0    0    2   FB7_12  STD  58   I/O     O     LVTTL  
(unused)              0    0    0    5   FB7_13            (b)                  
(unused)              0    0    0    5   FB7_14       59   I/O                  
div<2>                2    0    0    3   FB7_15  STD  60   I/O     (b)          
div<0>                2    0    0    3   FB7_16  STD       (b)     (b)          
div<3>                3    0    0    2   FB7_17  STD  61   I/O     (b)          
div<1>                3    0    0    2   FB7_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "div<0>"           4: "div<3>"           6: f1485_div2 
  2: "div<1>"           5: f14835_div2        7: sync 
  3: "div<2>"         

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
sync_t               .....XX................................. 2       2
sync                 XXXXX.X................................. 6       6
div<2>               XX..X................................... 3       3
div<0>               XXXXX................................... 5       5
div<3>               XXXXX................................... 5       5
div<1>               XXXXX................................... 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ************************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB8_1             (b)                  
(unused)              0    0    0    5   FB8_2        63   I/O                  
(unused)              0    0    0    5   FB8_3             (b)                  
(unused)              0    0    0    5   FB8_4             (b)                  
(unused)              0    0    0    5   FB8_5        64   I/O                  
(unused)              0    0    0    5   FB8_6        65   I/O                  
(unused)              0    0    0    5   FB8_7             (b)                  
(unused)              0    0    0    5   FB8_8        66   I/O                  
(unused)              0    0    0    5   FB8_9        67   I/O                  
(unused)              0    0    0    5   FB8_10            (b)                  
(unused)              0    0    0    5   FB8_11       68   I/O                  
(unused)              0    0    0    5   FB8_12       70   I/O                  
(unused)              0    0    0    5   FB8_13            (b)                  
(unused)              0    0    0    5   FB8_14       71   I/O                  
bcb_l<0>              2    0    0    3   FB8_15  STD  72   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_16            (b)                  
bcb_l<1>              2    0    0    3   FB8_17  STD  73   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_18            (b)                  

Signals Used by Logic in Function Block
  1: "bcb_l<0>"         4: "phase<1>"         7: "phase<4>" 
  2: "bcb_l<1>"         5: "phase<2>"         8: "phase<5>" 
  3: "phase<0>"         6: "phase<3>"       

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
bcb_l<0>             X.XXXXXX................................ 7       7
bcb_l<1>             XXXXXXXX................................ 8       8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

 "gpbus<0>"  =  Gnd    

 "gpbus<1>"  =  Gnd    

 "gpbus<2>"  =  Gnd    

 "gpbus<3>"  =  Gnd    

 "gpbus<4>"  =  Gnd    

 "gpbus<5>"  =  Gnd    

 "gpbus<6>"  =  Gnd    

 "gpbus<7>"  =  Gnd    

 sync_in  =  Gnd    

 sync_t  =  sync * f1485_div2    

/"div<0>".T  =  /"div<0>" * "div<1>" * /"div<2>" * "div<3>"
    "div<0>".CLKF  =  /f14835_div2
    "div<0>".RSTF  =  /mreset	;GSR
    "div<0>".PRLD  =  GND    

 "div<1>".T  =  "div<0>"
	+ "div<1>" * /"div<2>" * "div<3>"
    "div<1>".CLKF  =  /f14835_div2
    "div<1>".RSTF  =  /mreset	;GSR
    "div<1>".PRLD  =  GND    

 "div<2>".T  =  "div<0>" * "div<1>"
    "div<2>".CLKF  =  /f14835_div2
    "div<2>".RSTF  =  /mreset	;GSR
    "div<2>".PRLD  =  GND    

 "div<3>".T  =  "div<0>" * "div<1>" * "div<2>"
	+ /"div<0>" * "div<1>" * /"div<2>" * "div<3>"
    "div<3>".CLKF  =  /f14835_div2
    "div<3>".RSTF  =  /mreset	;GSR
    "div<3>".PRLD  =  GND    

 f14835_div2  :=  /f14835_div2
    f14835_div2.CLKF  =  f14835m	;FCLK/GCK
    f14835_div2.RSTF  =  /mreset	;GSR
    f14835_div2.PRLD  =  GND    

 f1485_div2  :=  /f1485_div2
    f1485_div2.CLKF  =  f1485m	;FCLK/GCK
    f1485_div2.RSTF  =  /mreset	;GSR
    f1485_div2.PRLD  =  GND    

 sync.T  =  sync * /"div<0>" * "div<1>" * /"div<2>" * 
	"div<3>"
	+ /sync * /"div<0>" * /"div<1>" * "div<2>" * 
	/"div<3>"
    sync.CLKF  =  /f14835_div2
    sync.RSTF  =  /mreset	;GSR
    sync.PRLD  =  GND    

 "phase<0>"  :=  /"phase<0>"
    "phase<0>".CLKF  =  f27m	;FCLK/GCK
    "phase<0>".RSTF  =  /mreset	;GSR
    "phase<0>".PRLD  =  GND    

 "phase<1>"  :=  /"phase<1>"
    "phase<1>".CLKF  =  f27m	;FCLK/GCK
    "phase<1>".RSTF  =  /mreset	;GSR
    "phase<1>".CE =  "phase<0>"
    "phase<1>".PRLD  =  GND    

 "phase<2>"  :=  /"phase<2>"
    "phase<2>".CLKF  =  f27m	;FCLK/GCK
    "phase<2>".RSTF  =  /mreset	;GSR
    "phase<2>".CE =  "phase<1>" * "phase<0>"
    "phase<2>".PRLD  =  GND    

 "phase<3>"  :=  /"phase<3>"
    "phase<3>".CLKF  =  f27m	;FCLK/GCK
    "phase<3>".RSTF  =  /mreset	;GSR
    "phase<3>".CE =  "phase<1>" * "phase<2>" * "phase<0>"
    "phase<3>".PRLD  =  GND    

 "phase<4>"  :=  /"phase<4>"
    "phase<4>".CLKF  =  f27m	;FCLK/GCK
    "phase<4>".RSTF  =  /mreset	;GSR
    "phase<4>".CE =  "phase<1>" * "phase<2>" * "phase<3>" * 
	"phase<0>"
    "phase<4>".PRLD  =  GND    

 "phase<5>"  :=  /"phase<5>"
    "phase<5>".CLKF  =  f27m	;FCLK/GCK
    "phase<5>".RSTF  =  /mreset	;GSR
    "phase<5>".CE =  "phase<1>" * "phase<2>" * "phase<3>" * 
	"phase<4>" * "phase<0>"
    "phase<5>".PRLD  =  GND    

 "bcb_l<0>"  :=  /"bcb_l<0>"
    "bcb_l<0>".CLKF  =  f27m	;FCLK/GCK
    "bcb_l<0>".RSTF  =  /mreset	;GSR
    "bcb_l<0>".CE =  "phase<1>" * "phase<2>" * "phase<3>" * 
	"phase<4>" * "phase<5>" * "phase<0>"
    "bcb_l<0>".PRLD  =  GND    

 "bcb_l<1>"  :=  /"bcb_l<1>"
    "bcb_l<1>".CLKF  =  f27m	;FCLK/GCK
    "bcb_l<1>".RSTF  =  /mreset	;GSR
    "bcb_l<1>".CE =  "bcb_l<0>" * "phase<1>" * "phase<2>" * 
	"phase<3>" * "phase<4>" * "phase<5>" * "phase<0>"
    "bcb_l<1>".PRLD  =  GND    

 "bcb_l<2>"  :=  /"bcb_l<2>"
    "bcb_l<2>".CLKF  =  f27m	;FCLK/GCK
    "bcb_l<2>".RSTF  =  /mreset	;GSR
    "bcb_l<2>".CE =  "bcb_l<0>" * "bcb_l<1>" * "phase<1>" * 
	"phase<2>" * "phase<3>" * "phase<4>" * "phase<5>" * 
	"phase<0>"
    "bcb_l<2>".PRLD  =  GND    

 "bcb_l<3>"  :=  /"bcb_l<3>"
    "bcb_l<3>".CLKF  =  f27m	;FCLK/GCK
    "bcb_l<3>".RSTF  =  /mreset	;GSR
    "bcb_l<3>".CE =  "bcb_l<0>" * "bcb_l<1>" * "bcb_l<2>" * 
	"phase<1>" * "phase<2>" * "phase<3>" * "phase<4>" * 
	"phase<5>" * "phase<0>"
    "bcb_l<3>".PRLD  =  GND    

****************************  Device Pin Out ****************************

Device : XC95144XV-4-TQ100


                                   V                         
                                   C                         
                                   C                       b 
                                   O                       c 
             m                     -                       b 
             r                     L                       _ 
             e                     V                       l 
           G s V T T T T T T T T T T T T T G T T T T T T T < 
           N e C I I I I I I I I I T I I I N D I I I I I I 3 
           D t C E E E E E E E E E L E E E D O E E E E E E > 
           --------------------------------------------------  
          /100 98  96  94  92  90  88  86  84  82  80  78  76  \
         |   99  97  95  93  91  89  87  85  83  81  79  77    |
     TIE | 1                                                75 | GND
     TIE | 2                                                74 | bcb_l<2>
     TIE | 3                                                73 | bcb_l<1>
     TIE | 4                                                72 | bcb_l<0>
     VCC | 5                                                71 | TIE
     TIE | 6                                                70 | TIE
     TIE | 7                                                69 | GND
     TIE | 8                                                68 | TIE
     TIE | 9                                                67 | TIE
     TIE | 10                                               66 | TIE
     TIE | 11                                               65 | TIE
     TIE | 12                                               64 | TIE
gpbus<0> | 13               XC95144XV-4-TQ100               63 | TIE
gpbus<1> | 14                                               62 | GND
gpbus<2> | 15                                               61 | TIE
gpbus<3> | 16                                               60 | TIE
gpbus<4> | 17                                               59 | TIE
gpbus<5> | 18                                               58 | sync
gpbus<6> | 19                                               57 | VCC
gpbus<7> | 20                                               56 | sync_t
     GND | 21                                               55 | TIE
    f27m | 22                                               54 | TIE
 f14835m | 23                                               53 | TIE
     TIE | 24                                               52 | TIE
     TIE | 25                                               51 | VCCO-LVTTL
         |   27  29  31  33  35  37  39  41  43  45  47  49    |
          \26  28  30  32  34  36  38  40  42  44  46  48  50  /
           --------------------------------------------------  
           V f T T T G T T T T T T V s T T T T G T T T T T T 
           C 1 I I I N I I I I I I C y I I I I N D I M C I I 
           C 4 E E E D E E E E E E C n E E E E D I E S K E E 
           O 8                     O c                       
           - 5                     - _                       
           L m                     L i                       
           V                       V n                       
           T                       T                         
           T                       T                         
           L                       L                         


Legend :         NC = Not Connected, unbonded pin
                TIE = Tie pin to GND or board trace driven to valid logic level
                VCC = Dedicated Power Pin
                GND = Dedicated Ground Pin
                TDI = Test Data In, JTAG pin
                TDO = Test Data Out, JTAG pin
                TCK = Test Clock, JTAG pin
                TMS = Test Mode Select, JTAG pin
         PROHIBITED = User reserved pin
 VCCO-<voltage_std> = Dedicated output power pin and output bank voltage standard
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XV-4-TQ100
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : FAST
Multi Level Logic Optimization              : ON
Timing Optimization                         : ON
Power/Slew Optimization                     : OFF
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : ON
Global Set/Reset(GSR) Optimization          : ON
Global Output Enable(GTS) Optimization      : ON
Collapsing pterm limit                      : 25
Collapsing input limit                      : 54
