{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668521327487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521327487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:08:47 2022 " "Processing started: Tue Nov 15 15:08:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521327487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521327487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NiosDisplay -c NiosDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off NiosDisplay -c NiosDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521327487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668521327787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668521327788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_encoder-behavior " "Found design unit 1: seven_seg_encoder-behavior" {  } { { "seven_seg_encoder.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/seven_seg_encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334111 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_encoder " "Found entity 1: seven_seg_encoder" {  } { { "seven_seg_encoder.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/seven_seg_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system/synthesis/system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "system/synthesis/system.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334113 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334126 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334133 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334135 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334136 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668521334137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334137 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sys_clk_timer " "Found entity 1: system_sys_clk_timer" {  } { { "system/synthesis/submodules/system_sys_clk_timer.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_score_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_score_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_score_pio " "Found entity 1: system_score_pio" {  } { { "system/synthesis/submodules/system_score_pio.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_score_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system/synthesis/submodules/system_memory.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_sim_scfifo_w " "Found entity 1: system_jtag_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334153 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_scfifo_w " "Found entity 2: system_jtag_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334153 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_sim_scfifo_r " "Found entity 3: system_jtag_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334153 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_scfifo_r " "Found entity 4: system_jtag_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334153 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag " "Found entity 5: system_jtag" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_frame_buffer " "Found entity 1: system_frame_buffer" {  } { { "system/synthesis/submodules/system_frame_buffer.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_frame_buffer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu " "Found entity 1: system_cpu" {  } { { "system/synthesis/submodules/system_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_register_bank_a_module " "Found entity 1: system_cpu_cpu_register_bank_a_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_cpu_cpu_register_bank_b_module " "Found entity 2: system_cpu_cpu_register_bank_b_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_cpu_cpu_nios2_oci_debug " "Found entity 3: system_cpu_cpu_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_cpu_cpu_nios2_oci_break " "Found entity 4: system_cpu_cpu_nios2_oci_break" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: system_cpu_cpu_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: system_cpu_cpu_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_cpu_cpu_nios2_oci_itrace " "Found entity 7: system_cpu_cpu_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: system_cpu_cpu_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: system_cpu_cpu_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_cpu_cpu_nios2_oci_fifo " "Found entity 13: system_cpu_cpu_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_cpu_cpu_nios2_oci_pib " "Found entity 14: system_cpu_cpu_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_cpu_cpu_nios2_oci_im " "Found entity 15: system_cpu_cpu_nios2_oci_im" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_cpu_cpu_nios2_performance_monitors " "Found entity 16: system_cpu_cpu_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_cpu_cpu_nios2_avalon_reg " "Found entity 17: system_cpu_cpu_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: system_cpu_cpu_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_cpu_cpu_nios2_ocimem " "Found entity 19: system_cpu_cpu_nios2_ocimem" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_cpu_cpu_nios2_oci " "Found entity 20: system_cpu_cpu_nios2_oci" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_cpu_cpu " "Found entity 21: system_cpu_cpu" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_wrapper " "Found entity 1: system_cpu_cpu_debug_slave_wrapper" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_sysclk " "Found entity 1: system_cpu_cpu_debug_slave_sysclk" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_debug_slave_tck " "Found entity 1: system_cpu_cpu_debug_slave_tck" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_cpu_cpu_test_bench " "Found entity 1: system_cpu_cpu_test_bench" {  } { { "system/synthesis/submodules/system_cpu_cpu_test_bench.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_btn_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_btn_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_btn_pio " "Found entity 1: system_btn_pio" {  } { { "system/synthesis/submodules/system_btn_pio.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_btn_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/vga_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334171 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/vga_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosdisplay-behavior " "Found design unit 1: niosdisplay-behavior" {  } { { "niosdisplay.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334171 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosdisplay " "Found entity 1: niosdisplay" {  } { { "niosdisplay.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/altpll0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334172 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/altpll0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosdisplay " "Elaborating entity \"niosdisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668521334232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:u0 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:u0\"" {  } { { "niosdisplay.vhd" "u0" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:u0\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/altpll0.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:u0\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/altpll0.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:u0\|altpll:altpll_component " "Instantiated megafunction \"altpll0:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 27 " "Parameter \"clk0_multiply_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V E " "Parameter \"intended_device_family\" = \"Cyclone V E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334328 ""}  } { { "altpll0.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/altpll0.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521334328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:u1 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:u1\"" {  } { { "niosdisplay.vhd" "u1" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u2 " "Elaborating entity \"system\" for hierarchy \"system:u2\"" {  } { { "niosdisplay.vhd" "u2" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_btn_pio system:u2\|system_btn_pio:btn_pio " "Elaborating entity \"system_btn_pio\" for hierarchy \"system:u2\|system_btn_pio:btn_pio\"" {  } { { "system/synthesis/system.vhd" "btn_pio" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu system:u2\|system_cpu:cpu " "Elaborating entity \"system_cpu\" for hierarchy \"system:u2\|system_cpu:cpu\"" {  } { { "system/synthesis/system.vhd" "cpu" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu " "Elaborating entity \"system_cpu_cpu\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\"" {  } { { "system/synthesis/submodules/system_cpu.v" "cpu" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_test_bench system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_test_bench:the_system_cpu_cpu_test_bench " "Elaborating entity \"system_cpu_cpu_test_bench\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_test_bench:the_system_cpu_cpu_test_bench\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_test_bench" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_register_bank_a_module system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a " "Elaborating entity \"system_cpu_cpu_register_bank_a_module\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "system_cpu_cpu_register_bank_a" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334534 ""}  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521334534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_register_bank_b_module system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b " "Elaborating entity \"system_cpu_cpu_register_bank_b_module\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "system_cpu_cpu_register_bank_b" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci " "Elaborating entity \"system_cpu_cpu_nios2_oci\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_debug system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"system_cpu_cpu_nios2_oci_debug\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_debug" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334621 ""}  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521334621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_break system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"system_cpu_cpu_nios2_oci_break\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_break" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_xbrk system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_xbrk:the_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_xbrk" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_dbrk system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dbrk:the_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_dbrk" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_itrace system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_itrace:the_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_itrace" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_dtrace system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_dtrace" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_td_mode system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace\|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_dtrace:the_system_cpu_cpu_nios2_oci_dtrace\|system_cpu_cpu_nios2_oci_td_mode:system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_fifo system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_fifo" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_compute_input_tm_cnt system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_fifo_wrptr_inc system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_fifo_cnt_inc system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_fifo:the_system_cpu_cpu_nios2_oci_fifo\|system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_pib system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"system_cpu_cpu_nios2_oci_pib\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_pib:the_system_cpu_cpu_nios2_oci_pib\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_pib" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_oci_im system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"system_cpu_cpu_nios2_oci_im\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_oci_im:the_system_cpu_cpu_nios2_oci_im\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_oci_im" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_avalon_reg system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_avalon_reg" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_nios2_ocimem system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"system_cpu_cpu_nios2_ocimem\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_nios2_ocimem" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_ociram_sp_ram_module system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "system_cpu_cpu_ociram_sp_ram" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_altsyncram" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334856 ""}  } { { "system/synthesis/submodules/system_cpu_cpu.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521334856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521334885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521334885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_debug_slave_wrapper system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "system/synthesis/submodules/system_cpu_cpu.v" "the_system_cpu_cpu_debug_slave_wrapper" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_debug_slave_tck system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"system_cpu_cpu_debug_slave_tck\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck\"" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "the_system_cpu_cpu_debug_slave_tck" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_cpu_cpu_debug_slave_sysclk system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "the_system_cpu_cpu_debug_slave_sysclk" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "system_cpu_cpu_debug_slave_phy" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\"" {  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521334989 ""}  } { { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521334989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521334992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521335109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521335268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_frame_buffer system:u2\|system_frame_buffer:frame_buffer " "Elaborating entity \"system_frame_buffer\" for hierarchy \"system:u2\|system_frame_buffer:frame_buffer\"" {  } { { "system/synthesis/system.vhd" "frame_buffer" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521335319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_frame_buffer.v" "the_altsyncram" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_frame_buffer.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521335328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_frame_buffer.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_frame_buffer.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521335335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_frame_buffer.hex " "Parameter \"init_file\" = \"system_frame_buffer.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 70536 " "Parameter \"maximum_depth\" = \"70536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 70536 " "Parameter \"numwords_a\" = \"70536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 70536 " "Parameter \"numwords_b\" = \"70536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521335335 ""}  } { { "system/synthesis/submodules/system_frame_buffer.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_frame_buffer.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521335335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsa2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsa2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsa2 " "Found entity 1: altsyncram_dsa2" {  } { { "db/altsyncram_dsa2.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_dsa2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521335422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521335422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsa2 system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\|altsyncram_dsa2:auto_generated " "Elaborating entity \"altsyncram_dsa2\" for hierarchy \"system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\|altsyncram_dsa2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521335422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fla " "Found entity 1: decode_fla" {  } { { "db/decode_fla.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/decode_fla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521337783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521337783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fla system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\|altsyncram_dsa2:auto_generated\|decode_fla:decode2 " "Elaborating entity \"decode_fla\" for hierarchy \"system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\|altsyncram_dsa2:auto_generated\|decode_fla:decode2\"" {  } { { "db/altsyncram_dsa2.tdf" "decode2" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_dsa2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521337784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521337820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521337820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\|altsyncram_dsa2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"system:u2\|system_frame_buffer:frame_buffer\|altsyncram:the_altsyncram\|altsyncram_dsa2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_dsa2.tdf" "mux4" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_dsa2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521337821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag system:u2\|system_jtag:jtag " "Elaborating entity \"system_jtag\" for hierarchy \"system:u2\|system_jtag:jtag\"" {  } { { "system/synthesis/system.vhd" "jtag" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521337887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_scfifo_w system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w " "Elaborating entity \"system_jtag_scfifo_w\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\"" {  } { { "system/synthesis/submodules/system_jtag.v" "the_system_jtag_scfifo_w" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521337894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag.v" "wfifo" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338064 ""}  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521338064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_w:the_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_scfifo_r system:u2\|system_jtag:jtag\|system_jtag_scfifo_r:the_system_jtag_scfifo_r " "Elaborating entity \"system_jtag_scfifo_r\" for hierarchy \"system:u2\|system_jtag:jtag\|system_jtag_scfifo_r:the_system_jtag_scfifo_r\"" {  } { { "system/synthesis/submodules/system_jtag.v" "the_system_jtag_scfifo_r" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag.v" "system_jtag_alt_jtag_atlantic" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\"" {  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic " "Instantiated megafunction \"system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338584 ""}  } { { "system/synthesis/submodules/system_jtag.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521338584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u2\|system_jtag:jtag\|alt_jtag_atlantic:system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system:u2\|system_memory:memory " "Elaborating entity \"system_memory\" for hierarchy \"system:u2\|system_memory:memory\"" {  } { { "system/synthesis/system.vhd" "memory" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:u2\|system_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:u2\|system_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_memory.v" "the_altsyncram" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u2\|system_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:u2\|system_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_memory.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u2\|system_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:u2\|system_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.hex " "Parameter \"init_file\" = \"system_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668521338673 ""}  } { { "system/synthesis/submodules/system_memory.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668521338673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfm1 " "Found entity 1: altsyncram_sfm1" {  } { { "db/altsyncram_sfm1.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_sfm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521338715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521338715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfm1 system:u2\|system_memory:memory\|altsyncram:the_altsyncram\|altsyncram_sfm1:auto_generated " "Elaborating entity \"altsyncram_sfm1\" for hierarchy \"system:u2\|system_memory:memory\|altsyncram:the_altsyncram\|altsyncram_sfm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521338715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521339134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521339134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la system:u2\|system_memory:memory\|altsyncram:the_altsyncram\|altsyncram_sfm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"system:u2\|system_memory:memory\|altsyncram:the_altsyncram\|altsyncram_sfm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_sfm1.tdf" "decode3" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_sfm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521339168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521339168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb system:u2\|system_memory:memory\|altsyncram:the_altsyncram\|altsyncram_sfm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"system:u2\|system_memory:memory\|altsyncram:the_altsyncram\|altsyncram_sfm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_sfm1.tdf" "mux2" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_sfm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_score_pio system:u2\|system_score_pio:score_pio " "Elaborating entity \"system_score_pio\" for hierarchy \"system:u2\|system_score_pio:score_pio\"" {  } { { "system/synthesis/system.vhd" "score_pio" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sys_clk_timer system:u2\|system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"system_sys_clk_timer\" for hierarchy \"system:u2\|system_sys_clk_timer:sys_clk_timer\"" {  } { { "system/synthesis/system.vhd" "sys_clk_timer" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u2\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.vhd" "mm_interconnect_0" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "memory_s1_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:btn_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:btn_pio_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "btn_pio_s1_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:frame_buffer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:frame_buffer_s1_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "frame_buffer_s1_translator" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "router_003" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0.v" 2776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u2\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:u2\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:u2\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/system.vhd" "irq_mapper" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u2\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/system.vhd" "rst_controller" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/system.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_encoder seven_seg_encoder:u3 " "Elaborating entity \"seven_seg_encoder\" for hierarchy \"seven_seg_encoder:u3\"" {  } { { "niosdisplay.vhd" "u3" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521339825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe84 " "Found entity 1: altsyncram_qe84" {  } { { "db/altsyncram_qe84.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altsyncram_qe84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oai " "Found entity 1: cntr_oai" {  } { { "db/cntr_oai.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cntr_oai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521342808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521342808 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521343074 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668521343325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.15.15:09:05 Progress: Loading sldb551cb07/alt_sld_fab_wrapper_hw.tcl " "2022.11.15.15:09:05 Progress: Loading sldb551cb07/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521345459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521346910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521346999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521347991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521348152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521348313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521348487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521348490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521348490 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1668521349188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb551cb07/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb551cb07/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb551cb07/alt_sld_fab.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521349473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521349606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521349607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521349706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349829 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521349829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/ip/sldb551cb07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668521349952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521349952 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668521353823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[12\] GND " "Pin \"seven_seg\[12\]\" is stuck at GND" {  } { { "niosdisplay.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668521354727 "|niosdisplay|seven_seg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "niosdisplay.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668521354727 "|niosdisplay|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "niosdisplay.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668521354727 "|niosdisplay|n_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668521354727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521354945 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "87 " "87 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668521356024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521356548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521357026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/output_files/NiosDisplay.map.smsg " "Generated suppressed messages file /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/output_files/NiosDisplay.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521357575 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 252 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 252 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1668521360715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668521360877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668521360877 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668521361323 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altpll0_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1668521361323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "niosdisplay.vhd" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/niosdisplay.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668521361652 "|niosdisplay|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668521361652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4664 " "Implemented 4664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668521361670 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668521361670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4036 " "Implemented 4036 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668521361670 ""} { "Info" "ICUT_CUT_TM_RAMS" "573 " "Implemented 573 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668521361670 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1668521361670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668521361670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521361709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:09:21 2022 " "Processing ended: Tue Nov 15 15:09:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521361709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521361709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521361709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668521361709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668521364128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521364129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:09:23 2022 " "Processing started: Tue Nov 15 15:09:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521364129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668521364129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668521364129 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668521364260 ""}
{ "Info" "0" "" "Project  = NiosDisplay" {  } {  } 0 0 "Project  = NiosDisplay" 0 0 "Fitter" 0 0 1668521364262 ""}
{ "Info" "0" "" "Revision = NiosDisplay" {  } {  } 0 0 "Revision = NiosDisplay" 0 0 "Fitter" 0 0 1668521364262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668521364665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668521364665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NiosDisplay 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"NiosDisplay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668521364716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668521364789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668521364789 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668521364942 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altpll0_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1668521364942 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1668521364971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668521365669 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668521366097 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 49 " "No exact pin location assignment(s) for 1 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668521366683 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1668521377156 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1668521377325 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1668521377325 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 2664 global CLKCTRL_G11 " "altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 2664 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1668521377439 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 915 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 915 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1668521377439 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1668521377439 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1668521377439 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521377440 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521377826 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1668521383810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 7 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521383849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:09:43 2022 " "Processing ended: Tue Nov 15 15:09:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521383849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521383849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521383849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668521383849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668521385442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521385442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:09:45 2022 " "Processing started: Tue Nov 15 15:09:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521385442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668521385442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668521385442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668521385599 ""}
{ "Info" "0" "" "Project  = NiosDisplay" {  } {  } 0 0 "Project  = NiosDisplay" 0 0 "Fitter" 0 0 1668521385599 ""}
{ "Info" "0" "" "Revision = NiosDisplay" {  } {  } 0 0 "Revision = NiosDisplay" 0 0 "Fitter" 0 0 1668521385599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668521385863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668521385863 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NiosDisplay 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"NiosDisplay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668521385898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668521385951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668521385951 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1668521386074 ""}  } { { "db/altpll0_altpll.v" "" { Text "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/db/altpll0_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1668521386074 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1668521386092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668521386483 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668521386500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668521386661 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1668521386823 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 49 " "No exact pin location assignment(s) for 1 pins of 49 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668521387075 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1668521396885 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1668521397026 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1668521397026 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 2664 global CLKCTRL_G11 " "altpll0:u0\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 2664 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1668521397124 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 915 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 915 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1668521397124 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1668521397124 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1668521397124 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521397124 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668521398639 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1668521398639 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668521398707 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668521398719 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosDisplay.sdc " "Reading SDC File: 'NiosDisplay.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1668521398722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1668521398730 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521398762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521398762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521398762 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668521398762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668521398866 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668521398870 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1668521398870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1668521398870 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668521398873 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668521398873 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668521398873 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1668521398873 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1668521398873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668521399078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668521399085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668521399102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668521399116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668521399116 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668521399123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668521399759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1668521399767 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668521399767 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521400341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668521406419 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1668521407978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521418253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668521433593 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668521442514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521442515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668521449658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y23 X44_Y34 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34" {  } { { "loc" "" { Generic "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y23 to location X44_Y34"} { { 12 { 0 ""} 33 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668521462395 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668521462395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668521476768 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668521476768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521476774 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.08 " "Total time spent on timing analysis during the Fitter is 13.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668521481435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668521481802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668521485056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668521485062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668521488161 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668521496856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/output_files/NiosDisplay.fit.smsg " "Generated suppressed messages file /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/output_files/NiosDisplay.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668521497687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2256 " "Peak virtual memory: 2256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521499646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:11:39 2022 " "Processing ended: Tue Nov 15 15:11:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521499646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521499646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:40 " "Total CPU time (on all processors): 00:05:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521499646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668521499646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668521501423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521501424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:11:41 2022 " "Processing started: Tue Nov 15 15:11:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521501424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668521501424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668521501424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668521502235 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668521511724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521512197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:11:52 2022 " "Processing ended: Tue Nov 15 15:11:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521512197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521512197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521512197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668521512197 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668521512954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668521513552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521513553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:11:53 2022 " "Processing started: Tue Nov 15 15:11:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521513553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668521513553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NiosDisplay -c NiosDisplay " "Command: quartus_sta NiosDisplay -c NiosDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668521513553 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668521513587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668521514266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668521514266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521514334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521514334 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1668521515500 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1668521515500 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668521515590 ""}
{ "Info" "ISTA_SDC_FOUND" "system/synthesis/submodules/system_cpu_cpu.sdc " "Reading SDC File: 'system/synthesis/submodules/system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668521515603 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosDisplay.sdc " "Reading SDC File: 'NiosDisplay.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1668521515611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1668521515611 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521515663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521515663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521515663 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u2\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u2\|cpu\|cpu\|the_system_cpu_cpu_nios2_oci\|the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:u2\|system_cpu:cpu\|system_cpu_cpu:cpu\|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci\|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem\|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1668521515663 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1668521515663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668521515738 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1668521515742 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668521515742 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668521515744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.489 " "Worst-case setup slack is 8.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 clk  " "    8.489               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.215               0.000 altera_reserved_tck  " "    9.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521516016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 clk  " "    0.217               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 altera_reserved_tck  " "    0.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521516064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.360 " "Worst-case recovery slack is 14.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.360               0.000 altera_reserved_tck  " "   14.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.100               0.000 clk  " "   15.100               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521516079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.814 " "Worst-case removal slack is 0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 altera_reserved_tck  " "    0.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 clk  " "    0.873               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521516095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.838 " "Worst-case minimum pulse width slack is 8.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.838               0.000 clk  " "    8.838               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.621               0.000 altera_reserved_tck  " "   15.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668521516106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668521516106 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 27 " "Number of Synchronizer Chains Found: 27" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.778 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.778" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.644 ns " "Worst Case Available Settling Time: 18.644 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668521516220 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668521516220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668521516609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668521516610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "830 " "Peak virtual memory: 830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521516691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:11:56 2022 " "Processing ended: Tue Nov 15 15:11:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521516691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521516691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521516691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668521516691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1668521518094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521518094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:11:58 2022 " "Processing started: Tue Nov 15 15:11:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521518094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668521518094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NiosDisplay -c NiosDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668521518094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668521519038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NiosDisplay.vho /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/simulation/modelsim/ simulation " "Generated file NiosDisplay.vho in folder \"/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/fpga-nios-snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668521520926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521522771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:12:02 2022 " "Processing ended: Tue Nov 15 15:12:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521522771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521522771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521522771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668521522771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1668521524044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521524044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:12:03 2022 " "Processing started: Tue Nov 15 15:12:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521524044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521524044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp NiosDisplay -c NiosDisplay --netlist_type=sgate " "Command: quartus_npp NiosDisplay -c NiosDisplay --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521524044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1668521524211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521525216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:12:05 2022 " "Processing ended: Tue Nov 15 15:12:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521525216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521525216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521525216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521525216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521526236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521526237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:12:06 2022 " "Processing started: Tue Nov 15 15:12:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521526237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521526237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp NiosDisplay -c NiosDisplay --netlist_type=atom_map " "Command: quartus_npp NiosDisplay -c NiosDisplay --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521526237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1668521526394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521526843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:12:06 2022 " "Processing ended: Tue Nov 15 15:12:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521526843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521526843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521526843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521526843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521527836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668521527836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 15:12:07 2022 " "Processing started: Tue Nov 15 15:12:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668521527836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521527836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp NiosDisplay -c NiosDisplay --netlist_type=atom_fit " "Command: quartus_npp NiosDisplay -c NiosDisplay --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521527836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1668521528409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668521528914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 15:12:08 2022 " "Processing ended: Tue Nov 15 15:12:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668521528914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668521528914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668521528914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521528914 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1668521529612 ""}
