mvebu_mbus_window_is_free	,	F_8
mvebu_mbus_get_pcie_mem_aperture	,	F_46
"cannot add window '%04x:%04x', too many windows\n"	,	L_16
basereg	,	V_19
inode	,	V_66
remap_hi	,	V_32
WIN_CTRL_SIZE_MASK	,	V_26
pr_warn	,	F_63
seq_puts	,	F_25
DDR_SIZE_ENABLED	,	V_57
wins	,	V_101
UNIT_SYNC_BARRIER_ALL	,	V_113
ARRAY_SIZE	,	F_71
WIN_REMAP_LOW	,	V_49
DDR_BASE_CS_LOW_MASK	,	V_59
save_cpu_target	,	V_88
mbus_dt_setup_win	,	F_58
mvebu_mbus_alloc_window	,	F_14
mvebu_mbus_window_conflicts	,	F_9
node	,	V_123
has_mbus_bridge	,	V_147
size	,	V_12
"devices"	,	L_13
DDR_SIZE_CS_SHIFT	,	V_62
"[%d] disabled\n"	,	L_3
pr_err	,	F_43
"mvebu-mbus"	,	L_11
wsize	,	V_41
mvebu_mbus_dove_save_cpu_target	,	F_40
armada_370_xp_mbus_win_cfg_offset	,	F_28
mvebu_mbus_state	,	V_4
remap	,	V_15
of_n_addr_cells	,	F_61
ctrl	,	V_36
mbus_dt_setup	,	F_64
__be32	,	T_9
MVEBU_MBUS_NO_REMAP	,	V_9
wtarget	,	V_42
mbus_dram_target_info	,	V_1
device_node	,	V_122
i_private	,	V_68
seq_printf	,	F_18
wattr	,	V_43
EBUSY	,	V_121
CUSTOM	,	F_66
mbusbridge_base	,	V_100
attribute	,	V_89
num_wins	,	V_38
seq	,	V_52
be32_to_cpup	,	F_62
controller	,	V_146
u8	,	T_3
store_addr	,	V_86
seq_file	,	V_51
i	,	V_54
remap_low	,	V_31
WIN_CTRL_SYNCBARRIER	,	V_48
"Invalid MBus window size: 0x%zx\n"	,	L_1
"could not find an 'mbus-controller' node\n"	,	L_25
remap_addr	,	V_45
cs	,	V_80
mbus_parse_ranges	,	F_59
r	,	V_72
s	,	V_73
"#size-cells"	,	L_19
v	,	V_53
w	,	V_79
phys_addr_t	,	T_5
mvebu_sdram_debug_show	,	F_21
WIN_BASE_OFF	,	V_20
"pcie-io-aperture"	,	L_22
WIN_CTRL_OFF	,	V_22
TARGET	,	F_67
mbuswins_size	,	V_107
debugfs_devs	,	V_98
__iomem	,	T_4
for_each_memblock	,	F_35
mvebu_mbus_debugfs_init	,	F_48
windowid	,	V_136
show_cpu_target	,	V_65
mbusbridge_size	,	V_110
reg	,	V_139
mvebu_mbus_resume	,	F_52
mvebu_mbus_get_pcie_resources	,	F_69
mvebu_mbus_suspend	,	F_51
"cannot add window '%04x:%04x', conflicts with another window\n"	,	L_15
ret	,	V_135
res	,	V_91
"[%02d] disabled\n"	,	L_5
mvebu_devs_debug_open	,	F_26
mbuswins_res	,	V_143
MBUS_BRIDGE_BASE_OFF	,	V_105
ioremap	,	F_54
WARN	,	F_13
"sdram"	,	L_12
tuple_len	,	V_132
mvebu_sdram_debug_open	,	F_22
cell_count	,	V_127
name	,	V_133
generic_mbus_win_cfg_offset	,	F_27
WIN_REMAP_HI_OFF	,	V_35
mbus	,	V_5
iounmap	,	F_55
mvebu_mbus_disable_window	,	F_6
"Invalid MBus base/size: %pa len 0x%zx\n"	,	L_2
of_id	,	V_117
debugfs_create_dir	,	F_49
of_property_read_u32_array	,	F_70
mvebu_devs_debug_fops	,	V_99
end	,	V_37
of_device_id	,	V_116
ATTR_HW_COHERENCY	,	V_83
mvebu_sdram_debug_show_dove	,	F_19
start	,	V_70
mvebu_mbus_dove_setup_cpu_target	,	F_39
MBUS_BRIDGE_CTRL_OFF	,	V_104
UNIT_SYNC_BARRIER_OFF	,	V_114
target	,	V_13
mvebu_sdram_debug_fops	,	V_97
mv_mbus_dram_info	,	F_1
"malformed ranges entry '%s'\n"	,	L_20
DDR_BASE_CS_HIGH_MASK	,	V_58
cs_nooverlap	,	V_76
mvebu_mbus_del_window	,	F_45
sdramwins_res	,	V_144
sdramwins_base	,	V_55
DDR_SIZE_CS_MASK	,	V_61
mvebu_mbus_window_is_remappable	,	F_3
"deprecated mbus-mvebu Device Tree, suspend/resume will not work\n"	,	L_28
register_syscore_ops	,	F_56
mvebu_mbus_dram_info_nooverlap	,	V_3
base	,	V_11
mvebu_mbus_add_window_by_id	,	F_44
ENOMEM	,	V_50
mbuswins_phys_base	,	V_106
sdramwins_size	,	V_108
uint64_t	,	T_8
IORESOURCE_IO	,	V_142
mvebu_sdram_debug_show_orion	,	F_15
compatible	,	V_119
ranges_end	,	V_129
mvebu_mbus_common_init	,	F_53
" (Invalid base/size!!)"	,	L_7
addr_rmp	,	V_33
mvebu_devs_debug_show	,	F_24
debugfs_sdram	,	V_95
WIN_BASE_HIGH	,	V_24
generic_mbus_win_remap_4_offset	,	F_31
single_open	,	F_23
io	,	V_138
"pcie-mem-aperture"	,	L_21
generic_mbus_win_remap_8_offset	,	F_32
generic_mbus_win_remap_2_offset	,	F_30
WIN_CTRL_ENABLE	,	V_23
of_mvebu_mbus_ids	,	V_118
armada_xp_mbus_win_remap_offset	,	F_33
mbus_state	,	V_64
wend	,	V_40
setup_cpu_target	,	V_112
"required 'controller' property missing\n"	,	L_24
"cannot get SDRAM register address\n"	,	L_27
mbusbridge_phys_base	,	V_109
ctrlreg	,	V_21
"could not find a matching SoC family\n"	,	L_14
mv_mbus_dram_info_nooverlap	,	F_2
ENODEV	,	V_44
of_address_to_resource	,	F_75
mvebu_mbus_default_setup_cpu_target	,	F_37
flags	,	V_140
addr_cells	,	V_124
of_get_property	,	F_60
debugfs_create_file	,	F_50
hw_io_coherency	,	V_47
enabled	,	V_10
WIN_REMAP_LO_OFF	,	V_34
file	,	V_67
DDR_BASE_CS_OFF	,	F_16
is_power_of_2	,	F_12
prop	,	V_130
mvebu_mbus_get_pcie_io_aperture	,	F_47
map	,	V_63
DDR_SIZE_CS_OFF	,	F_17
memblock_region	,	V_71
of_read_number	,	F_65
debugfs_root	,	V_94
" (remap %016llx)\n"	,	L_8
mvebu_mbus_save_cpu_target	,	F_41
mbuswins_base	,	V_17
mvebu_mbus_find_window	,	F_10
c_size_cells	,	V_126
mvebu_mbus_dt_init	,	F_72
EINVAL	,	V_46
wbase	,	V_39
sizereg	,	V_56
mvebu_mbus_syscore_ops	,	V_115
__init	,	T_7
ranges_start	,	V_128
"\n"	,	L_9
mvebu_mbus_setup_cpu_target_nooverlap	,	F_36
of_find_node_by_phandle	,	F_74
data	,	V_120
c_addr_cells	,	V_125
soc	,	V_7
mbus_attr	,	V_82
size_t	,	T_6
mvebu_mbus_default_save_cpu_target	,	F_38
WIN_BASE_LOW	,	V_25
mbus_bridge_base	,	V_74
num_cs	,	V_77
u32	,	T_2
mvebu_mbus_init	,	F_57
"ranges"	,	L_17
"cannot get MBUS register address\n"	,	L_26
WIN_CTRL_ATTR_MASK	,	V_29
remap_lo	,	V_102
mvebu_mbus_add_window_remap_by_id	,	F_42
win_remap_offset	,	V_8
S_IRUGO	,	V_96
resource	,	V_90
mbus_bridge_end	,	V_75
"#address-cells"	,	L_18
wremap	,	V_69
pcie_io_aperture	,	V_93
mvebu_mbus_find_bridge_hole	,	F_34
of_find_matching_node_and_match	,	F_73
is_coherent	,	V_111
np	,	V_134
"controller"	,	L_23
"[%d] %016llx - %016llx : cs%d\n"	,	L_4
sdramwins_phys_base	,	V_87
mv78xx0_mbus_win_cfg_offset	,	F_29
ranges_len	,	V_131
WIN_CTRL_TGT_MASK	,	V_27
DDR_SIZE_MASK	,	V_60
WIN_CTRL_TGT_SHIFT	,	V_28
WIN_CTRL_ATTR_SHIFT	,	V_30
"[%02d] %016llx - %016llx : %04x:%04x"	,	L_6
mem	,	V_137
mvebu_mbus_read_window	,	F_4
mbus_dram_target_id	,	V_84
mbus_dram_window	,	V_78
TARGET_DDR	,	V_85
mvebu_mbus_dram_info	,	V_2
cs_index	,	V_81
attr	,	V_14
addr	,	V_16
IORESOURCE_MEM	,	V_141
win	,	V_6
readl	,	F_5
win_cfg_offset	,	V_18
writel	,	F_7
pcie_mem_aperture	,	V_92
DOVE_DDR_BASE_CS_OFF	,	F_20
ATTR	,	F_68
resource_size	,	F_76
u64	,	T_1
mvebu_mbus_setup_window	,	F_11
mbus_bridge_ctrl	,	V_103
mbusbridge_res	,	V_145
FW_WARN	,	V_148
"cannot add window '%x:%x', conflicts with another window\n"	,	L_10
