/* Generated by Yosys 0.35+29 (git sha1 921ebc197, clang++ 16.0.6 -fPIC -Os) */

(* top =  1  *)
(* src = "./top.sv:1.1-19.10" *)
module top(i_instr, o_out);
  (* src = "./top.sv:13.9-18.12|./alu.sv:5.17-5.22" *)
  wire _00_;
  (* src = "./mycells.v:2.7-2.8" *)
  wire _01_;
  (* src = "./mycells.v:3.8-3.9" *)
  wire _02_;
  (* src = "./mycells.v:12.7-12.8" *)
  wire _03_;
  (* src = "./mycells.v:12.10-12.11" *)
  wire _04_;
  (* src = "./mycells.v:13.8-13.9" *)
  wire _05_;
  (* src = "./mycells.v:24.7-24.8" *)
  wire _06_;
  (* src = "./mycells.v:24.10-24.11" *)
  wire _07_;
  (* src = "./mycells.v:25.8-25.9" *)
  wire _08_;
  (* src = "./mycells.v:2.7-2.8" *)
  wire _09_;
  (* src = "./mycells.v:3.8-3.9" *)
  wire _10_;
  (* src = "./top.sv:2.28-2.35" *)
  wire _11_;
  (* src = "./top.sv:2.28-2.35" *)
  wire _12_;
  (* src = "./top.sv:2.28-2.35" *)
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* src = "./mycells.v:3.12-3.14" *)
  wire _17_;
  (* src = "./mycells.v:13.12-13.17" *)
  wire _18_;
  (* src = "./mycells.v:25.12-25.20" *)
  wire _19_;
  (* src = "./mycells.v:25.14-25.19" *)
  wire _20_;
  (* src = "./mycells.v:3.12-3.14" *)
  wire _21_;
  wire _22_;
  wire _23_;
  wire [1:0] _24_;
  wire [1:0] _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  (* force_downto = 32'd1 *)
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:571.28-571.29|./alu.sv:9.5-14.12|./alu.sv:0.0-0.0" *)
  wire [3:0] _30_;
  (* force_downto = 32'd1 *)
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:583.28-583.35|./alu.sv:9.5-14.12|./alu.sv:0.0-0.0" *)
  wire [3:0] _31_;
  (* force_downto = 32'd1 *)
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:573.22-573.23|./alu.sv:9.5-14.12|./alu.sv:0.0-0.0" *)
  wire [3:0] _32_;
  (* force_downto = 32'd1 *)
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:578.19-578.22|./alu.sv:9.5-14.12|./alu.sv:0.0-0.0" *)
  wire _33_;
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:597.13-597.15|./alu.sv:9.5-14.12|./alu.sv:0.0-0.0" *)
  wire _34_;
  (* force_downto = 32'd1 *)
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:279.21-279.23|./alu.sv:11.22-11.31" *)
  wire _35_;
  (* force_downto = 32'd1 *)
  (* src = "./top.sv:13.9-18.12|/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:270.23-270.24|./alu.sv:11.22-11.31" *)
  wire _36_;
  (* hdlname = "alu i_a" *)
  (* src = "./top.sv:13.9-18.12|./alu.sv:2.15-2.18" *)
  wire \alu.i_a ;
  (* hdlname = "alu i_b" *)
  (* src = "./top.sv:13.9-18.12|./alu.sv:3.15-3.18" *)
  wire \alu.i_b ;
  (* hdlname = "alu i_control" *)
  (* src = "./top.sv:13.9-18.12|./alu.sv:4.21-4.30" *)
  wire [1:0] \alu.i_control ;
  (* hdlname = "alu o_res" *)
  (* src = "./top.sv:13.9-18.12|./alu.sv:5.17-5.22" *)
  wire \alu.o_res ;
  (* hdlname = "decoder i_instr" *)
  (* src = "./top.sv:8.13-12.12|./decoder.sv:3.21-3.28" *)
  wire [3:0] \decoder.i_instr ;
  (* hdlname = "decoder o_a" *)
  (* src = "./top.sv:8.13-12.12|./decoder.sv:5.17-5.20" *)
  wire \decoder.o_a ;
  (* hdlname = "decoder o_b" *)
  (* src = "./top.sv:8.13-12.12|./decoder.sv:6.17-6.20" *)
  wire \decoder.o_b ;
  (* hdlname = "decoder o_op" *)
  (* src = "./top.sv:8.13-12.12|./decoder.sv:4.22-4.26" *)
  wire [1:0] \decoder.o_op ;
  (* src = "./top.sv:2.28-2.35" *)
  input [11:0] i_instr;
  wire [11:0] i_instr;
  (* src = "./top.sv:6.12-6.15" *)
  wire o_a;
  (* src = "./top.sv:7.12-7.15" *)
  wire o_b;
  (* src = "./top.sv:5.17-5.21" *)
  wire [1:0] o_op;
  (* src = "./top.sv:3.28-3.33" *)
  output [4:0] o_out;
  wire [4:0] o_out;
  assign _17_ = ~ (* src = "./mycells.v:3.12-3.14" *) _01_;
  assign _18_ = _03_ & (* src = "./mycells.v:13.12-13.17" *) _04_;
  assign _19_ = ~ (* src = "./mycells.v:25.12-25.20" *) _20_;
  assign _20_ = _06_ | (* src = "./mycells.v:25.14-25.19" *) _07_;
  assign _21_ = ~ (* src = "./mycells.v:3.12-3.14" *) _09_;
  assign o_out[4:1] = 4'h0;
  assign \decoder.o_a  = \decoder.i_instr [1];
  assign \decoder.o_b  = \decoder.i_instr [2];
  assign \decoder.o_op  = \decoder.i_instr [1:0];
  assign \decoder.i_instr  = i_instr[3:0];
  assign o_a = \decoder.o_a ;
  assign o_b = \decoder.o_b ;
  assign o_op = \decoder.o_op ;
  assign \alu.i_a  = o_a;
  assign \alu.i_b  = o_b;
  assign \alu.i_control  = o_op;
  assign o_out[0] = \alu.o_res ;
  assign _12_ = i_instr[1];
  assign _13_ = i_instr[2];
  assign \alu.o_res  = _00_;
  assign _11_ = i_instr[0];
  assign _10_ = _21_;
  assign _09_ = _16_;
  assign _00_ = _10_;
  assign _08_ = _19_;
  assign _06_ = _13_;
  assign _07_ = _15_;
  assign _16_ = _08_;
  assign _05_ = _18_;
  assign _03_ = _12_;
  assign _04_ = _14_;
  assign _15_ = _05_;
  assign _02_ = _17_;
  assign _01_ = _11_;
  assign _14_ = _02_;
endmodule
