VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 16, 2020}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.507}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.485}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.172}
    {=} {Slack Time} {-0.687}
  END_SLK_CLC
  SLK -0.687
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.687} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.687} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.455} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.387} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.441} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.790} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.232} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.000} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.239} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.386} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.386} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.676} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.251} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.016} {0.000} {0.788} {0.338} {4.954} {4.267} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222} {B} {v} {Y} {^} {} {MUX2X1} {0.217} {0.000} {0.307} {} {5.171} {4.484} {} {1} {(404.40, 754.50) (397.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.307} {0.023} {5.172} {4.485} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.687} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.687} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.920} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.275} {0.000} {1.360} {5.528} {0.507} {1.194} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.527}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.505}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.191}
    {=} {Slack Time} {-0.686}
  END_SLK_CLC
  SLK -0.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.686} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.453} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.388} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.442} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.792} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.234} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.236} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.001} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.243} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.244} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.396} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {3.696} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {3.697} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.276} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.004} {0.000} {0.777} {0.337} {4.966} {4.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.310} {} {5.190} {4.504} {} {1} {(397.20, 487.50) (390.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.310} {0.026} {5.191} {4.505} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.686} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.686} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.918} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.294} {0.000} {1.360} {5.528} {0.527} {1.213} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.527}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.505}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.184}
    {=} {Slack Time} {-0.679}
  END_SLK_CLC
  SLK -0.679
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.679} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.679} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.446} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.395} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.449} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.456} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.798} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.803} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.240} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.008} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.249} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.403} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {3.703} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {3.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.283} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.004} {0.000} {0.777} {0.337} {4.966} {4.286} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.305} {} {5.183} {4.504} {} {1} {(404.40, 427.50) (397.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.305} {0.023} {5.184} {4.505} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.679} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.679} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.912} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.294} {0.000} {1.360} {5.528} {0.527} {1.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.527}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.505}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.183}
    {=} {Slack Time} {-0.678}
  END_SLK_CLC
  SLK -0.678
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.678} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.678} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.446} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.396} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.450} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.799} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.803} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.241} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.244} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.009} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.044} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.250} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.404} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {3.704} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.284} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.002} {0.000} {0.777} {0.337} {4.964} {4.286} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.306} {} {5.183} {4.504} {} {1} {(414.00, 394.50) (406.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.306} {0.024} {5.183} {4.505} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.678} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.678} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.911} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.295} {0.000} {1.360} {5.528} {0.527} {1.205} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.518}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.496}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.168}
    {=} {Slack Time} {-0.672}
  END_SLK_CLC
  SLK -0.672
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.439} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.402} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.457} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.806} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.248} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.251} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.016} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.255} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.401} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.692} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.266} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.012} {0.000} {0.788} {0.338} {4.950} {4.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188} {B} {v} {Y} {^} {} {MUX2X1} {0.217} {0.000} {0.306} {} {5.167} {4.495} {} {1} {(397.20, 727.50) (390.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.306} {0.022} {5.168} {4.496} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.904} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.285} {0.000} {1.360} {5.528} {0.518} {1.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.520}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.498}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.167}
    {=} {Slack Time} {-0.669}
  END_SLK_CLC
  SLK -0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.669} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.669} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.437} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.405} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.459} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.808} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.250} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.253} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.018} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.257} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.404} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.694} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.269} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.011} {0.000} {0.788} {0.338} {4.949} {4.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154} {B} {v} {Y} {^} {} {MUX2X1} {0.217} {0.000} {0.307} {} {5.166} {4.497} {} {1} {(397.20, 694.50) (390.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.307} {0.023} {5.167} {4.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.669} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.669} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.902} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.287} {0.000} {1.360} {5.528} {0.520} {1.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.521}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.499}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.167}
    {=} {Slack Time} {-0.668}
  END_SLK_CLC
  SLK -0.668
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.668} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.668} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.436} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.406} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.460} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.809} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.251} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.019} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.258} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.404} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.695} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.270} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.788} {0.338} {4.948} {4.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.308} {} {5.166} {4.498} {} {1} {(402.00, 667.50) (394.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.308} {0.023} {5.167} {4.499} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.668} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.668} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.901} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.288} {0.000} {1.360} {5.528} {0.521} {1.189} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.526}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.504}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.165}
    {=} {Slack Time} {-0.661}
  END_SLK_CLC
  SLK -0.661
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.661} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.661} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.428} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.413} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.468} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.817} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.821} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.259} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.027} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.062} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.263} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.420} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.421} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {3.715} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {3.716} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.280} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.003} {0.000} {0.757} {0.327} {4.944} {4.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.304} {} {5.164} {4.503} {} {1} {(399.60, 514.50) (392.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.304} {0.026} {5.165} {4.504} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.661} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.661} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.893} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.294} {0.000} {1.360} {5.528} {0.526} {1.187} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.523}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.500}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.156}
    {=} {Slack Time} {-0.656}
  END_SLK_CLC
  SLK -0.656
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.423} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.418} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.472} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.822} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.264} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.031} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.267} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.425} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {3.720} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.284} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.757} {0.327} {4.944} {4.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186} {B} {v} {Y} {^} {} {MUX2X1} {0.212} {0.000} {0.297} {} {5.156} {4.500} {} {1} {(394.80, 607.50) (387.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.297} {0.022} {5.156} {4.500} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.889} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.290} {0.000} {1.360} {5.528} {0.523} {1.179} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.525}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.503}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.158}
    {=} {Slack Time} {-0.656}
  END_SLK_CLC
  SLK -0.656
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.423} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.418} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.472} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.822} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.264} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.031} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.267} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.425} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {3.720} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.284} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.003} {0.000} {0.757} {0.327} {4.944} {4.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {B} {v} {Y} {^} {} {MUX2X1} {0.214} {0.000} {0.299} {} {5.158} {4.502} {} {1} {(399.60, 547.50) (392.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.299} {0.023} {5.158} {4.503} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.888} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.292} {0.000} {1.360} {5.528} {0.525} {1.181} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.524}
    {-} {Setup} {0.972}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.502}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.158}
    {=} {Slack Time} {-0.656}
  END_SLK_CLC
  SLK -0.656
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.423} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.418} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.472} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.822} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.264} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.031} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.267} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.425} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {3.720} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.284} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.757} {0.327} {4.944} {4.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220} {B} {v} {Y} {^} {} {MUX2X1} {0.213} {0.000} {0.298} {} {5.157} {4.501} {} {1} {(394.80, 574.50) (387.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.298} {0.022} {5.158} {4.502} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.656} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.656} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.888} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.292} {0.000} {1.360} {5.528} {0.524} {1.180} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.041}
    {-} {Setup} {0.424}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.567}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.095}
    {=} {Slack Time} {-0.528}
  END_SLK_CLC
  SLK -0.528
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.528} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.528} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.296} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {0.506} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {1.620} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {1.625} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.239} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {2.242} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {2.616} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {2.617} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {2.828} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {2.830} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {3.149} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {3.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {3.416} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {3.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.228} {} {4.156} {3.628} {} {1} {(951.60, 940.50) (954.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.228} {0.040} {4.157} {3.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.154} {} {4.309} {3.781} {} {2} {(963.60, 970.50) (966.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.003} {0.000} {0.154} {0.087} {4.312} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.207} {0.000} {0.254} {} {4.519} {3.991} {} {2} {(990.00, 997.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.254} {0.072} {4.520} {3.992} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.098} {0.000} {0.111} {} {4.618} {4.089} {} {1} {(1004.40, 991.50) (1006.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.111} {0.038} {4.619} {4.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.132} {0.000} {0.189} {} {4.751} {4.223} {} {1} {(1021.20, 991.50) (1018.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.189} {0.040} {4.753} {4.224} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX2} {0.273} {0.000} {0.300} {} {5.026} {4.498} {} {5} {(1045.20, 991.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.300} {0.222} {5.032} {4.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {v} {} {XOR2X1} {0.303} {0.000} {0.265} {} {5.335} {4.807} {} {2} {(1057.20, 931.50) (1050.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.265} {0.093} {5.338} {4.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.345} {0.000} {0.301} {} {5.683} {5.155} {} {2} {(1071.60, 910.50) (1064.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.302} {0.111} {5.687} {5.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.205} {0.000} {0.137} {} {5.892} {5.363} {} {1} {(1040.40, 910.50) (1047.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n17} {} {0.000} {0.000} {0.137} {0.026} {5.892} {5.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.096} {0.000} {0.114} {} {5.988} {5.459} {} {1} {(1026.00, 904.50) (1023.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n3} {} {0.001} {0.000} {0.114} {0.034} {5.989} {5.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.106} {0.000} {0.118} {} {6.094} {5.566} {} {1} {(1018.80, 874.50) (1016.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.118} {0.030} {6.095} {5.567} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.528} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.528} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.761} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.808} {0.000} {1.636} {5.528} {1.041} {1.569} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.827}
    {-} {Setup} {1.111}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.666}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.191}
    {=} {Slack Time} {-0.525}
  END_SLK_CLC
  SLK -0.525
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.525} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.525} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.292} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.549} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.603} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.953} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.395} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.162} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.199} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.401} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.548} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.839} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.839} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.413} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.019} {0.000} {0.787} {0.338} {4.957} {4.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.318} {} {5.189} {4.665} {} {1} {(517.20, 754.50) (510.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.318} {0.030} {5.191} {4.666} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.525} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.525} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.757} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.594} {0.000} {1.607} {5.528} {0.827} {1.351} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.829}
    {-} {Setup} {1.113}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.666}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.177}
    {=} {Slack Time} {-0.511}
  END_SLK_CLC
  SLK -0.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.511} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.511} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.278} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.563} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.617} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.967} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.409} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.176} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.415} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.562} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.853} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.427} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.019} {0.000} {0.787} {0.338} {4.958} {4.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.308} {} {5.177} {4.666} {} {1} {(546.00, 754.50) (538.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.308} {0.023} {5.177} {4.666} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.511} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.511} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.744} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.597} {0.000} {1.609} {5.528} {0.829} {1.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.005}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.822}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.312}
    {=} {Slack Time} {-0.490}
  END_SLK_CLC
  SLK -0.490
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.490} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.490} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.258} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.584} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.638} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.987} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.429} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.197} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.508} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.684} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {3.986} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {3.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.586} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.013} {0.000} {0.815} {0.353} {5.089} {4.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.315} {} {5.311} {4.821} {} {1} {(644.40, 574.50) (637.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.315} {0.023} {5.312} {4.822} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.490} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.490} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.723} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.646} {5.528} {1.005} {1.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.007}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.824}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.310}
    {=} {Slack Time} {-0.486}
  END_SLK_CLC
  SLK -0.486
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.486} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.254} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.588} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.642} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {1.991} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {1.995} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.433} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.201} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.227} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.512} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.514} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.688} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {3.990} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.590} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.011} {0.000} {0.815} {0.353} {5.087} {4.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.315} {} {5.309} {4.823} {} {1} {(615.60, 514.50) (608.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.315} {0.023} {5.310} {4.824} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.486} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.719} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.774} {0.000} {1.646} {5.528} {1.007} {1.493} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.094}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.911}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.379}
    {=} {Slack Time} {-0.468}
  END_SLK_CLC
  SLK -0.468
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.236} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.606} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.660} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.009} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.451} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.219} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.520} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.734} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.052} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.674} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.009} {0.000} {0.842} {0.367} {5.151} {4.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.378} {4.910} {} {1} {(759.60, 454.50) (752.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.324} {0.024} {5.379} {4.911} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.701} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.861} {0.000} {1.649} {5.528} {1.094} {1.562} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.088}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.904}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.371}
    {=} {Slack Time} {-0.468}
  END_SLK_CLC
  SLK -0.468
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.235} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.606} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.661} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.010} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.014} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.452} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.220} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.520} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.734} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.053} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.675} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.842} {0.367} {5.151} {4.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.319} {} {5.371} {4.903} {} {1} {(757.20, 394.50) (764.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.000} {0.000} {0.319} {0.021} {5.371} {4.904} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.700} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.855} {0.000} {1.649} {5.528} {1.088} {1.555} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.096}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.913}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.381}
    {=} {Slack Time} {-0.468}
  END_SLK_CLC
  SLK -0.468
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.235} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.606} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.661} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.010} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.014} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.452} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.220} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.520} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.734} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.736} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.053} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.675} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.009} {0.000} {0.842} {0.367} {5.152} {4.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.324} {} {5.380} {4.912} {} {1} {(735.60, 487.50) (742.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.324} {0.024} {5.381} {4.913} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.468} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.468} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.700} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.863} {0.000} {1.649} {5.528} {1.096} {1.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.090}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.369}
    {=} {Slack Time} {-0.463}
  END_SLK_CLC
  SLK -0.463
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.463} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.230} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.665} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.014} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.019} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.456} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.459} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.224} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.245} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.525} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.739} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.057} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.058} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.680} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.007} {0.000} {0.842} {0.367} {5.150} {4.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.317} {} {5.368} {4.905} {} {1} {(812.40, 394.50) (819.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.000} {0.000} {0.317} {0.020} {5.369} {4.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.463} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.463} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.857} {0.000} {1.649} {5.528} {1.090} {1.553} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.042}
    {-} {Setup} {1.132}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.316}
    {=} {Slack Time} {-0.456}
  END_SLK_CLC
  SLK -0.456
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.456} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.456} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.223} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.618} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.672} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.022} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.026} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.464} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.231} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.543} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.718} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {4.020} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {4.021} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.620} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.007} {0.000} {0.815} {0.353} {5.083} {4.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.323} {} {5.315} {4.859} {} {1} {(642.00, 427.50) (649.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.323} {0.028} {5.316} {4.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.456} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.456} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.810} {0.000} {1.647} {5.528} {1.042} {1.498} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.040}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.856}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.311}
    {=} {Slack Time} {-0.455}
  END_SLK_CLC
  SLK -0.455
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.455} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.455} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.222} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.619} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.673} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.023} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.465} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.232} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.544} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.719} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {4.021} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {4.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.621} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.011} {0.000} {0.815} {0.353} {5.087} {4.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.317} {} {5.311} {4.856} {} {1} {(620.40, 487.50) (613.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.317} {0.024} {5.311} {4.856} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.455} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.455} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.807} {0.000} {1.647} {5.528} {1.040} {1.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.111}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.928}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.378}
    {=} {Slack Time} {-0.450}
  END_SLK_CLC
  SLK -0.450
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.450} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.450} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.218} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.623} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.678} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.027} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.031} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.469} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.237} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.538} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.752} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.070} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.692} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.005} {0.000} {0.842} {0.367} {5.148} {4.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.326} {} {5.377} {4.927} {} {1} {(1018.80, 487.50) (1026.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.326} {0.025} {5.378} {4.928} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.450} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.450} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.683} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.878} {0.000} {1.649} {5.528} {1.111} {1.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.113}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.930}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.378}
    {=} {Slack Time} {-0.448}
  END_SLK_CLC
  SLK -0.448
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.448} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.448} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.215} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.626} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.680} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.029} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.471} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.239} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.260} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.540} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.754} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.756} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.072} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.073} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.695} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.007} {0.000} {0.842} {0.367} {5.149} {4.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.377} {4.929} {} {1} {(1062.00, 514.50) (1069.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.324} {0.024} {5.378} {4.930} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.448} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.448} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.681} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.880} {0.000} {1.649} {5.528} {1.113} {1.561} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.114}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.930}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.372}
    {=} {Slack Time} {-0.442}
  END_SLK_CLC
  SLK -0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.442} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.442} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.209} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.632} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.686} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.036} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.040} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.478} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.245} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.546} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.760} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.078} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.079} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.701} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.006} {0.000} {0.842} {0.367} {5.148} {4.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.321} {} {5.372} {4.930} {} {1} {(1014.00, 514.50) (1021.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.000} {0.000} {0.321} {0.022} {5.372} {4.930} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.442} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.442} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.675} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.114} {1.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.118}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.934}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.375}
    {=} {Slack Time} {-0.441}
  END_SLK_CLC
  SLK -0.441
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.441} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.441} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.209} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.633} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.687} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.036} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.040} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.478} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.246} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.708} {3.267} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.354} {} {3.988} {3.547} {} {1} {(829.20, 490.50) (826.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.354} {0.039} {3.989} {3.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {AOI21X1} {0.213} {0.000} {0.314} {} {4.202} {3.761} {} {1} {(831.60, 454.50) (838.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.002} {0.000} {0.314} {0.055} {4.204} {3.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.139} {} {4.520} {4.079} {} {1} {(985.20, 451.50) (990.00, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.139} {0.043} {4.521} {4.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.621} {0.000} {0.841} {} {5.143} {4.701} {} {8} {(994.80, 394.50) (1002.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.007} {0.000} {0.842} {0.367} {5.149} {4.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.322} {} {5.375} {4.933} {} {1} {(1090.80, 514.50) (1098.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.322} {0.023} {5.375} {4.934} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.441} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.441} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.674} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.885} {0.000} {1.649} {5.528} {1.118} {1.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.094}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.911}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.344}
    {=} {Slack Time} {-0.433}
  END_SLK_CLC
  SLK -0.433
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.433} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.433} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.641} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.695} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.702} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.044} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.486} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.254} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.558} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.758} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.759} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.068} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.668} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.009} {0.000} {0.814} {0.353} {5.110} {4.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.323} {} {5.343} {4.910} {} {1} {(903.60, 394.50) (910.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.323} {0.028} {5.344} {4.911} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.433} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.433} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.666} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.861} {0.000} {1.649} {5.528} {1.094} {1.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.092}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.908}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.341}
    {=} {Slack Time} {-0.433}
  END_SLK_CLC
  SLK -0.433
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.433} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.433} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.641} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.696} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.045} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.487} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.255} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.558} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.758} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.068} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.669} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.011} {0.000} {0.814} {0.353} {5.113} {4.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.319} {} {5.340} {4.908} {} {1} {(850.80, 427.50) (858.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.319} {0.026} {5.341} {4.908} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.433} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.433} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.665} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.860} {0.000} {1.649} {5.528} {1.092} {1.525} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.092}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.908}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.339}
    {=} {Slack Time} {-0.431}
  END_SLK_CLC
  SLK -0.431
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.431} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.431} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.199} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.642} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.697} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.046} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.488} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.256} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.275} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.559} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.760} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.069} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.670} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.011} {0.000} {0.814} {0.353} {5.113} {4.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.318} {} {5.339} {4.907} {} {1} {(858.00, 367.50) (865.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.318} {0.025} {5.339} {4.908} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.431} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.431} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.664} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.860} {0.000} {1.649} {5.528} {1.092} {1.524} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.928}
    {-} {Setup} {1.129}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.749}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.176}
    {=} {Slack Time} {-0.427}
  END_SLK_CLC
  SLK -0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.427} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.427} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.194} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.647} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.701} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.051} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.493} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.260} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.499} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.646} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.937} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.511} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.020} {0.000} {0.787} {0.338} {4.958} {4.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {B} {v} {Y} {^} {} {MUX2X1} {0.217} {0.000} {0.307} {} {5.175} {4.748} {} {1} {(550.80, 694.50) (543.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.307} {0.022} {5.176} {4.749} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.427} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.427} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.660} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.696} {0.000} {1.637} {5.528} {0.928} {1.355} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.093}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.908}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.334}
    {=} {Slack Time} {-0.427}
  END_SLK_CLC
  SLK -0.427
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.427} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.427} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.194} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.647} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.701} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.051} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.493} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.260} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.564} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.764} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.074} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.675} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.011} {0.000} {0.814} {0.353} {5.113} {4.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.314} {} {5.334} {4.907} {} {1} {(853.20, 487.50) (860.40, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.314} {0.023} {5.334} {4.908} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.427} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.427} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.659} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.860} {0.000} {1.649} {5.528} {1.093} {1.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.100}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.340}
    {=} {Slack Time} {-0.423}
  END_SLK_CLC
  SLK -0.423
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.423} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.423} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.191} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.650} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.705} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.054} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.058} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.496} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.264} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.283} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.567} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.767} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.077} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.079} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.678} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.008} {0.000} {0.814} {0.353} {5.109} {4.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.321} {} {5.339} {4.916} {} {1} {(1062.00, 427.50) (1069.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.321} {0.027} {5.340} {4.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.423} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.423} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.656} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.868} {0.000} {1.649} {5.528} {1.100} {1.524} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.945}
    {-} {Setup} {1.130}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.182}
    {=} {Slack Time} {-0.417}
  END_SLK_CLC
  SLK -0.417
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.417} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.417} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.185} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.657} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.711} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.060} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.502} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.270} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.037} {0.000} {0.823} {0.612} {3.724} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {A} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.361} {} {3.926} {3.509} {} {1} {(426.00, 667.50) (430.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.361} {0.043} {3.928} {3.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.254} {} {4.073} {3.655} {} {1} {(440.40, 631.50) (435.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.000} {0.000} {0.254} {0.029} {4.073} {3.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.291} {0.000} {0.127} {} {4.364} {3.946} {} {1} {(426.00, 631.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.127} {0.037} {4.364} {3.947} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.574} {0.000} {0.788} {} {4.938} {4.521} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.021} {0.000} {0.787} {0.338} {4.959} {4.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.311} {} {5.181} {4.764} {} {1} {(570.00, 634.50) (562.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.311} {0.025} {5.182} {4.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.417} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.417} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.650} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.712} {0.000} {1.639} {5.528} {0.945} {1.362} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.095}
    {-} {Setup} {1.136}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.909}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.324}
    {=} {Slack Time} {-0.414}
  END_SLK_CLC
  SLK -0.414
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.414} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.414} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.182} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.659} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.714} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.063} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.067} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.505} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.273} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.292} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.576} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.776} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.086} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.687} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.007} {0.000} {0.814} {0.353} {5.108} {4.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193} {B} {v} {Y} {^} {} {MUX2X1} {0.215} {0.000} {0.310} {} {5.323} {4.909} {} {1} {(1021.20, 394.50) (1028.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.000} {0.000} {0.310} {0.020} {5.324} {4.909} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.414} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.414} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.647} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.862} {0.000} {1.649} {5.528} {1.095} {1.509} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.107}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.922}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.335}
    {=} {Slack Time} {-0.413}
  END_SLK_CLC
  SLK -0.413
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.413} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.413} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.180} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.661} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.715} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.064} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.506} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.274} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.294} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.578} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.778} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.088} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.688} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.009} {0.000} {0.814} {0.353} {5.111} {4.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.316} {} {5.334} {4.921} {} {1} {(1045.20, 454.50) (1052.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.316} {0.024} {5.335} {4.922} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.413} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.413} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.646} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.874} {0.000} {1.649} {5.528} {1.107} {1.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.082}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.898}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.308}
    {=} {Slack Time} {-0.411}
  END_SLK_CLC
  SLK -0.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.411} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.178} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.663} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.717} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.067} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.509} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.276} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.588} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.763} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {4.065} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {4.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.665} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.007} {0.000} {0.815} {0.353} {5.083} {4.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.317} {} {5.308} {4.897} {} {1} {(610.80, 394.50) (618.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.317} {0.024} {5.308} {4.898} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.411} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.644} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.849} {0.000} {1.649} {5.528} {1.082} {1.493} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.083}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.900}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.311}
    {=} {Slack Time} {-0.411}
  END_SLK_CLC
  SLK -0.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.411} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.178} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.663} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.717} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.067} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.509} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.276} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.588} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.763} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {4.065} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {4.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.665} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.003} {0.000} {0.815} {0.353} {5.079} {4.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.322} {} {5.310} {4.899} {} {1} {(730.80, 367.50) (723.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.322} {0.027} {5.311} {4.900} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.411} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.411} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.643} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.851} {0.000} {1.649} {5.528} {1.083} {1.494} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.096}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.913}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.321}
    {=} {Slack Time} {-0.408}
  END_SLK_CLC
  SLK -0.408
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.408} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.408} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.176} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.665} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.720} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.069} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.073} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.511} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.514} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.279} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.590} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.592} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.766} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {4.067} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {4.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.667} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.014} {0.000} {0.815} {0.353} {5.090} {4.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.322} {} {5.320} {4.912} {} {1} {(733.20, 514.50) (740.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.322} {0.027} {5.321} {4.913} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.408} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.408} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.641} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.649} {5.528} {1.096} {1.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.118}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.934}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.338}
    {=} {Slack Time} {-0.404}
  END_SLK_CLC
  SLK -0.404
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.404} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.404} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.171} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.670} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.724} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.074} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.516} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.283} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.020} {0.000} {0.823} {0.612} {3.707} {3.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.357} {} {3.991} {3.587} {} {1} {(922.80, 451.50) (925.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.001} {0.000} {0.357} {0.041} {3.992} {3.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {A} {v} {Y} {^} {} {AOI21X1} {0.199} {0.000} {0.295} {} {4.191} {3.787} {} {1} {(956.40, 454.50) (963.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.295} {0.046} {4.192} {3.788} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.135} {} {4.501} {4.097} {} {1} {(1047.60, 430.50) (1052.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.002} {0.000} {0.135} {0.041} {4.502} {4.098} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.814} {} {5.102} {4.698} {} {8} {(1066.80, 394.50) (1059.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.009} {0.000} {0.814} {0.353} {5.111} {4.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.319} {} {5.337} {4.933} {} {1} {(1100.40, 454.50) (1107.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.319} {0.025} {5.338} {4.934} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.404} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.404} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.637} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.885} {0.000} {1.649} {5.528} {1.118} {1.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.097}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.912}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.312}
    {=} {Slack Time} {-0.400}
  END_SLK_CLC
  SLK -0.400
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.400} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.400} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.167} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.674} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.728} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.078} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.520} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.287} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.026} {0.000} {0.823} {0.612} {3.713} {3.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.285} {0.000} {0.358} {} {3.999} {3.599} {} {1} {(654.00, 451.50) (656.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.002} {0.000} {0.358} {0.041} {4.000} {3.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.174} {0.000} {0.262} {} {4.174} {3.774} {} {1} {(690.00, 454.50) (697.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.000} {0.000} {0.262} {0.032} {4.174} {3.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.137} {} {4.476} {4.076} {} {1} {(723.60, 451.50) (728.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.137} {0.042} {4.477} {4.077} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.599} {0.000} {0.815} {} {5.076} {4.676} {} {8} {(726.00, 394.50) (733.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.014} {0.000} {0.815} {0.353} {5.090} {4.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.315} {} {5.311} {4.911} {} {1} {(733.20, 574.50) (740.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.315} {0.023} {5.312} {4.912} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.400} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.400} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.633} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.649} {5.528} {1.097} {1.497} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.946}
    {-} {Setup} {1.131}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.161}
    {=} {Slack Time} {-0.396}
  END_SLK_CLC
  SLK -0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.396} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.396} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.164} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.677} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.732} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.081} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.523} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.291} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.527} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.684} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {3.979} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {3.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.544} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.006} {0.000} {0.757} {0.327} {4.947} {4.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203} {B} {v} {Y} {^} {} {MUX2X1} {0.214} {0.000} {0.299} {} {5.161} {4.764} {} {1} {(526.80, 574.50) (534.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.299} {0.023} {5.161} {4.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.396} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.396} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.629} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.713} {0.000} {1.639} {5.528} {0.946} {1.342} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.005}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.820}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.164}
    {=} {Slack Time} {-0.344}
  END_SLK_CLC
  SLK -0.344
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.112} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.730} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.784} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.133} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.575} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.343} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.579} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.736} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {4.031} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {4.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.596} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.006} {0.000} {0.757} {0.327} {4.947} {4.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169} {B} {v} {Y} {^} {} {MUX2X1} {0.217} {0.000} {0.301} {} {5.163} {4.819} {} {1} {(579.60, 574.50) (586.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.301} {0.024} {5.164} {4.820} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.577} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.772} {0.000} {1.646} {5.528} {1.005} {1.349} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.041}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.856}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.191}
    {=} {Slack Time} {-0.335}
  END_SLK_CLC
  SLK -0.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.335} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.335} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.102} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.794} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.143} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.585} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.353} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.388} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.594} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.748} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.748} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {4.048} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {4.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.627} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.007} {0.000} {0.777} {0.337} {4.969} {4.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.308} {} {5.190} {4.856} {} {1} {(596.40, 454.50) (589.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.308} {0.025} {5.191} {4.856} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.335} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.335} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.567} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.808} {0.000} {1.647} {5.528} {1.041} {1.375} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.036}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.850}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.181}
    {=} {Slack Time} {-0.331}
  END_SLK_CLC
  SLK -0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.331} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.331} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.098} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.743} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.798} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.147} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.589} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.592} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.357} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.598} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.751} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {4.052} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {4.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.631} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.006} {0.000} {0.777} {0.337} {4.968} {4.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {MUX2X1} {0.213} {0.000} {0.301} {} {5.181} {4.850} {} {1} {(565.20, 454.50) (558.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.000} {0.000} {0.301} {0.021} {5.181} {4.850} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.331} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.331} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.563} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.803} {0.000} {1.647} {5.528} {1.036} {1.366} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.043}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.858}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.188}
    {=} {Slack Time} {-0.330}
  END_SLK_CLC
  SLK -0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.330} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.098} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.744} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.798} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.147} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.589} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.592} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.357} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.598} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.752} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.753} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {4.052} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.632} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.005} {0.000} {0.777} {0.337} {4.967} {4.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.308} {} {5.187} {4.857} {} {1} {(548.40, 394.50) (555.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.308} {0.025} {5.188} {4.858} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.330} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.563} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.810} {0.000} {1.647} {5.528} {1.043} {1.373} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.033}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.848}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.172}
    {=} {Slack Time} {-0.324}
  END_SLK_CLC
  SLK -0.324
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.324} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.324} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.091} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.750} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.805} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.154} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.596} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.364} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.600} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.757} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {4.052} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.617} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.006} {0.000} {0.757} {0.327} {4.947} {4.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.307} {} {5.171} {4.847} {} {1} {(555.60, 547.50) (548.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.307} {0.027} {5.172} {4.848} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.324} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.324} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.556} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.800} {0.000} {1.647} {5.528} {1.033} {1.357} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {1.136}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.850}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.160}
    {=} {Slack Time} {-0.311}
  END_SLK_CLC
  SLK -0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.311} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.311} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.078} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.818} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.825} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.167} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.609} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.377} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {^} {Y} {v} {} {AOI22X1} {0.201} {0.000} {0.360} {} {3.923} {3.613} {} {1} {(421.20, 514.50) (426.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.360} {0.042} {3.924} {3.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.268} {} {4.081} {3.770} {} {1} {(423.60, 571.50) (428.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.268} {0.035} {4.081} {3.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.126} {} {4.376} {4.065} {} {1} {(447.60, 550.50) (442.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.126} {0.037} {4.376} {4.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.564} {0.000} {0.757} {} {4.940} {4.630} {} {8} {(423.60, 547.50) (416.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.007} {0.000} {0.757} {0.327} {4.947} {4.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {v} {Y} {^} {} {MUX2X1} {0.213} {0.000} {0.298} {} {5.160} {4.849} {} {1} {(586.80, 514.50) (579.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.298} {0.022} {5.160} {4.850} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.311} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.311} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.543} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.803} {0.000} {1.647} {5.528} {1.035} {1.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.080}
    {-} {Setup} {1.135}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.193}
    {=} {Slack Time} {-0.298}
  END_SLK_CLC
  SLK -0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.298} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.298} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.066} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.775} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.830} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.179} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.621} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.389} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.630} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.631} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.784} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {4.084} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {4.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.663} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.006} {0.000} {0.777} {0.337} {4.968} {4.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.311} {} {5.192} {4.894} {} {1} {(562.80, 367.50) (555.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.311} {0.027} {5.193} {4.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.298} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.298} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.531} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.848} {0.000} {1.648} {5.528} {1.080} {1.379} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.062}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.372}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.663}
    {=} {Slack Time} {-0.291}
  END_SLK_CLC
  SLK -0.291
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.291} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.291} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.058} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {0.744} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {1.858} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {1.863} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.477} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.002} {0.000} {0.570} {0.168} {2.769} {2.479} {} {} {} 
    INST {I0/LD/CTRL/U71} {A} {v} {Y} {^} {} {NAND3X1} {0.596} {0.000} {0.589} {} {3.365} {3.074} {} {5} {(591.60, 1084.50) (584.40, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.589} {0.174} {3.369} {3.079} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.221} {} {3.451} {3.161} {} {1} {(483.60, 1024.50) (483.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.221} {0.018} {3.451} {3.161} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {v} {Y} {^} {} {INVX1} {0.150} {0.000} {0.146} {} {3.601} {3.310} {} {1} {(474.00, 1033.50) (471.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.146} {0.039} {3.602} {3.311} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {^} {Y} {v} {} {NAND3X1} {0.151} {0.000} {0.321} {} {3.753} {3.462} {} {2} {(478.80, 961.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.321} {0.080} {3.755} {3.464} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.157} {0.000} {0.235} {} {3.912} {3.621} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.235} {0.026} {3.913} {3.622} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {^} {Y} {^} {} {BUFX2} {0.510} {0.000} {0.525} {} {4.422} {4.131} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.525} {0.387} {4.430} {4.140} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.903} {0.000} {0.997} {} {5.333} {5.043} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.002} {0.000} {0.997} {0.321} {5.335} {5.045} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {B} {v} {Y} {^} {} {AOI22X1} {0.218} {0.000} {0.337} {} {5.553} {5.262} {} {1} {(435.60, 871.50) (438.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n27} {} {0.001} {0.000} {0.337} {0.030} {5.554} {5.263} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {C} {^} {Y} {v} {} {OAI21X1} {0.108} {0.000} {0.322} {} {5.662} {5.371} {} {1} {(397.20, 877.50) (397.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.322} {0.028} {5.663} {5.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.291} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.291} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.523} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.251} {0.000} {1.360} {5.528} {0.484} {0.774} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.080}
    {-} {Setup} {1.136}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.895}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.184}
    {=} {Slack Time} {-0.289}
  END_SLK_CLC
  SLK -0.289
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.289} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.289} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.056} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.785} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.054} {0.000} {0.700} {} {2.128} {1.839} {} {7} {(1014.00, 628.50) (990.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.007} {0.000} {0.700} {0.253} {2.135} {1.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.342} {0.000} {0.377} {} {2.477} {2.189} {} {6} {(860.40, 571.50) (862.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.377} {0.192} {2.482} {2.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.438} {0.000} {0.639} {} {2.920} {2.631} {} {5} {(884.40, 568.50) (886.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.639} {0.217} {2.922} {2.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC13_n173} {A} {^} {Y} {^} {} {BUFX2} {0.765} {0.000} {0.822} {} {3.687} {3.398} {} {12} {(886.80, 607.50) (891.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN13_n173} {} {0.035} {0.000} {0.823} {0.612} {3.722} {3.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {^} {Y} {v} {} {AOI22X1} {0.206} {0.000} {0.364} {} {3.929} {3.640} {} {1} {(416.40, 454.50) (421.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.364} {0.045} {3.930} {3.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.263} {} {4.082} {3.793} {} {1} {(474.00, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.001} {0.000} {0.263} {0.032} {4.083} {3.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.300} {0.000} {0.134} {} {4.382} {4.093} {} {1} {(478.80, 430.50) (474.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.134} {0.041} {4.383} {4.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.777} {} {4.962} {4.673} {} {8} {(459.60, 394.50) (452.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.003} {0.000} {0.777} {0.337} {4.964} {4.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.306} {} {5.183} {4.894} {} {1} {(438.00, 367.50) (445.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.306} {0.024} {5.184} {4.895} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.289} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.289} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.522} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.848} {0.000} {1.648} {5.528} {1.080} {1.369} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {-} {Setup} {0.060}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.379}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.651}
    {=} {Slack Time} {-0.271}
  END_SLK_CLC
  SLK -0.271
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.271} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.271} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.039} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {0.763} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {1.878} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {1.882} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.496} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.002} {0.000} {0.570} {0.168} {2.769} {2.498} {} {} {} 
    INST {I0/LD/CTRL/U71} {A} {v} {Y} {^} {} {NAND3X1} {0.596} {0.000} {0.589} {} {3.365} {3.094} {} {5} {(591.60, 1084.50) (584.40, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.589} {0.174} {3.369} {3.098} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.221} {} {3.451} {3.180} {} {1} {(483.60, 1024.50) (483.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.221} {0.018} {3.451} {3.180} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {v} {Y} {^} {} {INVX1} {0.150} {0.000} {0.146} {} {3.601} {3.330} {} {1} {(474.00, 1033.50) (471.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.146} {0.039} {3.602} {3.330} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {^} {Y} {v} {} {NAND3X1} {0.151} {0.000} {0.321} {} {3.753} {3.482} {} {2} {(478.80, 961.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.321} {0.080} {3.755} {3.484} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.157} {0.000} {0.235} {} {3.912} {3.641} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.235} {0.026} {3.913} {3.641} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {^} {Y} {^} {} {BUFX2} {0.510} {0.000} {0.525} {} {4.422} {4.151} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.525} {0.387} {4.430} {4.159} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.903} {0.000} {0.997} {} {5.333} {5.062} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.002} {0.000} {0.997} {0.321} {5.335} {5.064} {} {} {} 
    INST {I0/LD/T_SR_1/U12} {B} {v} {Y} {^} {} {AOI22X1} {0.210} {0.000} {0.331} {} {5.545} {5.274} {} {1} {(447.60, 850.50) (445.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n11} {} {0.001} {0.000} {0.331} {0.027} {5.546} {5.275} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {C} {^} {Y} {v} {} {OAI21X1} {0.104} {0.000} {0.319} {} {5.650} {5.378} {} {1} {(423.60, 844.50) (423.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n28} {} {0.001} {0.000} {0.319} {0.026} {5.651} {5.379} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.271} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.271} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.504} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.257} {0.000} {1.362} {5.528} {0.490} {0.761} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.073}
    {-} {Setup} {0.428}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.595}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.747}
    {=} {Slack Time} {-0.152}
  END_SLK_CLC
  SLK -0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.152} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.152} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.081} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.840} {0.000} {1.636} {5.528} {1.073} {0.921} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.096} {0.000} {0.772} {} {2.169} {2.017} {} {2} {(1114.80, 628.50) (1138.80, 640.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.008} {0.000} {0.772} {0.278} {2.177} {2.025} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.259} {} {2.477} {2.325} {} {1} {(1143.60, 613.50) (1141.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN5_wenable_fifo} {} {0.000} {0.000} {0.259} {0.018} {2.477} {2.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC5_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.838} {0.000} {0.927} {} {3.315} {3.164} {} {11} {(1134.00, 607.50) (1129.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.019} {0.000} {0.928} {0.694} {3.334} {3.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.399} {0.000} {0.287} {} {3.734} {3.582} {} {1} {(1114.80, 601.50) (1117.20, 604.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.287} {0.043} {3.735} {3.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.160} {0.000} {0.167} {} {3.895} {3.743} {} {2} {(1143.60, 631.50) (1146.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.167} {0.086} {3.896} {3.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.226} {} {4.086} {3.934} {} {1} {(1141.20, 697.50) (1138.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.226} {0.061} {4.087} {3.935} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.499} {0.000} {0.643} {} {4.586} {4.434} {} {5} {(1131.60, 730.50) (1141.20, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.643} {0.233} {4.593} {4.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.387} {0.000} {0.288} {} {4.979} {4.827} {} {2} {(1117.20, 691.50) (1124.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.004} {0.000} {0.288} {0.104} {4.983} {4.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {v} {} {XOR2X1} {0.348} {0.000} {0.297} {} {5.331} {5.179} {} {2} {(1078.80, 751.50) (1071.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.000} {0.000} {0.297} {0.109} {5.331} {5.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.210} {0.000} {0.145} {} {5.541} {5.389} {} {1} {(1081.20, 751.50) (1088.40, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n18} {} {0.001} {0.000} {0.145} {0.030} {5.542} {5.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {v} {} {NAND2X1} {0.089} {0.000} {0.104} {} {5.631} {5.479} {} {1} {(1090.80, 724.50) (1088.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n16} {} {0.000} {0.000} {0.104} {0.030} {5.631} {5.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {v} {Y} {^} {} {NOR2X1} {0.114} {0.000} {0.129} {} {5.745} {5.594} {} {1} {(1076.40, 727.50) (1074.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.129} {0.037} {5.747} {5.595} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.152} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.152} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.384} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.840} {0.000} {1.636} {5.528} {1.073} {1.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.886}
    {-} {Setup} {1.116}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.720}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.807}
    {=} {Slack Time} {-0.087}
  END_SLK_CLC
  SLK -0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.087} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.087} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.146} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.077} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.434} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.552} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.090} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.379} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.381} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.547} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {3.858} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {3.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.474} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.008} {0.000} {0.836} {0.364} {4.569} {4.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {MUX2X1} {0.237} {0.000} {0.330} {} {4.807} {4.720} {} {1} {(778.80, 634.50) (771.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.330} {0.029} {4.807} {4.720} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.087} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.087} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.320} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.653} {0.000} {1.621} {5.528} {0.886} {0.973} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.886}
    {-} {Setup} {1.119}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.718}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.797}
    {=} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.079} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.154} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.034} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.085} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.442} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.560} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.098} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.387} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.555} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {3.866} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {3.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.482} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.014} {0.000} {0.837} {0.364} {4.576} {4.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.318} {} {4.796} {4.717} {} {1} {(783.60, 754.50) (776.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.000} {0.000} {0.318} {0.021} {4.797} {4.718} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.079} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.312} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.654} {0.000} {1.621} {5.528} {0.886} {0.965} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.830}
    {-} {Setup} {1.112}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.668}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.721}
    {=} {Slack Time} {-0.053}
  END_SLK_CLC
  SLK -0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.053} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.053} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.179} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.111} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.117} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.467} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.586} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.124} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.375} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.528} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.831} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.831} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.431} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.016} {0.000} {0.827} {0.356} {4.501} {4.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.316} {} {4.721} {4.668} {} {1} {(574.80, 754.50) (567.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.000} {0.000} {0.316} {0.022} {4.721} {4.668} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.053} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.053} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.286} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.597} {0.000} {1.609} {5.528} {0.830} {0.883} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.873}
    {-} {Setup} {1.119}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.703}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.729}
    {=} {Slack Time} {-0.025}
  END_SLK_CLC
  SLK -0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.207} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.139} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.495} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.614} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.152} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.403} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.556} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.859} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.459} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.827} {0.356} {4.497} {4.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.324} {} {4.728} {4.702} {} {1} {(582.00, 727.50) (589.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.324} {0.026} {4.729} {4.703} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.258} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.640} {0.000} {1.625} {5.528} {0.873} {0.898} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.886}
    {-} {Setup} {1.117}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.719}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.738}
    {=} {Slack Time} {-0.020}
  END_SLK_CLC
  SLK -0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.144} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.501} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.619} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.157} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.237} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.409} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.409} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.561} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.864} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.865} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.465} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.021} {0.000} {0.827} {0.356} {4.506} {4.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.325} {} {4.738} {4.718} {} {1} {(740.40, 667.50) (747.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.325} {0.027} {4.738} {4.719} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.252} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.653} {0.000} {1.621} {5.528} {0.886} {0.905} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.878}
    {-} {Setup} {1.119}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.709}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.724}
    {=} {Slack Time} {-0.016}
  END_SLK_CLC
  SLK -0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.016} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.016} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.217} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.098} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.148} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.155} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.505} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.624} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.161} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.241} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.413} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.565} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.868} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.869} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.469} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.017} {0.000} {0.827} {0.356} {4.501} {4.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.318} {} {4.724} {4.708} {} {1} {(663.60, 787.50) (670.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.318} {0.023} {4.724} {4.709} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.016} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.016} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.248} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.645} {0.000} {1.621} {5.528} {0.878} {0.893} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.882}
    {-} {Setup} {1.119}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.713}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.724}
    {=} {Slack Time} {-0.010}
  END_SLK_CLC
  SLK -0.010
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.010} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.010} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.222} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.103} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.154} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.510} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.629} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.167} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.418} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.419} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.571} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.874} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.874} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.474} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.018} {0.000} {0.827} {0.356} {4.503} {4.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.316} {} {4.723} {4.713} {} {1} {(714.00, 727.50) (721.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.000} {0.000} {0.316} {0.022} {4.724} {4.713} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.010} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.010} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.243} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.650} {0.000} {1.621} {5.528} {0.882} {0.893} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.275}
    {-} {Setup} {0.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.923}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.912}
    {=} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.011} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.243} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.045} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.159} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.164} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.778} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.002} {0.000} {0.570} {0.168} {2.769} {2.780} {} {} {} 
    INST {I0/LD/CTRL/U71} {A} {v} {Y} {^} {} {NAND3X1} {0.596} {0.000} {0.589} {} {3.365} {3.375} {} {5} {(591.60, 1084.50) (584.40, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.589} {0.174} {3.369} {3.380} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.221} {} {3.451} {3.462} {} {1} {(483.60, 1024.50) (483.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.221} {0.018} {3.451} {3.462} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {v} {Y} {^} {} {INVX1} {0.150} {0.000} {0.146} {} {3.601} {3.611} {} {1} {(474.00, 1033.50) (471.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.146} {0.039} {3.602} {3.612} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {^} {Y} {v} {} {NAND3X1} {0.151} {0.000} {0.321} {} {3.753} {3.763} {} {2} {(478.80, 961.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.321} {0.080} {3.755} {3.765} {} {} {} 
    INST {I0/LD/U13} {S} {v} {Y} {^} {} {MUX2X1} {0.245} {0.000} {0.160} {} {4.000} {4.011} {} {1} {(450.00, 967.50) (440.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.160} {0.019} {4.001} {4.011} {} {} {} 
    INST {I0/LD/U12} {A} {^} {Y} {v} {} {INVX1} {0.287} {0.000} {0.311} {} {4.288} {4.298} {} {2} {(442.80, 988.50) (445.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.000} {0.000} {0.311} {0.105} {4.288} {4.299} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {v} {Y} {^} {} {XNOR2X1} {0.265} {0.000} {0.209} {} {4.553} {4.563} {} {2} {(433.20, 991.50) (428.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.002} {0.000} {0.209} {0.057} {4.555} {4.565} {} {} {} 
    INST {I0/LD/OCTRL/U10} {A} {^} {Y} {v} {} {NOR2X1} {0.221} {0.000} {0.195} {} {4.775} {4.786} {} {1} {(392.40, 1033.50) (394.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n6} {} {0.001} {0.000} {0.195} {0.041} {4.777} {4.787} {} {} {} 
    INST {I0/LD/OCTRL/U8} {B} {v} {Y} {^} {} {MUX2X1} {0.135} {0.000} {0.148} {} {4.912} {4.922} {} {1} {(378.00, 1054.50) (370.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n10} {} {0.001} {0.000} {0.148} {0.023} {4.912} {4.923} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.011} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.222} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.043} {0.000} {1.073} {5.528} {0.275} {0.265} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.983}
    {-} {Setup} {1.126}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.807}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.796}
    {=} {Slack Time} {0.011}
  END_SLK_CLC
  SLK 0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.011} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.243} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.124} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.175} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.181} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.531} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.650} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.188} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.477} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.645} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {3.956} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {3.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.572} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.015} {0.000} {0.837} {0.364} {4.576} {4.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.317} {} {4.796} {4.806} {} {1} {(800.40, 787.50) (807.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.317} {0.021} {4.796} {4.807} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.011} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.222} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.750} {0.000} {1.635} {5.528} {0.983} {0.972} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.776}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.662}
    {=} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.026} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.259} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.175} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.180} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.794} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.002} {0.000} {0.570} {0.168} {2.769} {2.796} {} {} {} 
    INST {I0/LD/CTRL/U71} {A} {v} {Y} {^} {} {NAND3X1} {0.596} {0.000} {0.589} {} {3.365} {3.391} {} {5} {(591.60, 1084.50) (584.40, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.589} {0.174} {3.369} {3.396} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.221} {} {3.451} {3.478} {} {1} {(483.60, 1024.50) (483.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.221} {0.018} {3.451} {3.478} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {v} {Y} {^} {} {INVX1} {0.150} {0.000} {0.146} {} {3.601} {3.627} {} {1} {(474.00, 1033.50) (471.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.146} {0.039} {3.602} {3.628} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {^} {Y} {v} {} {NAND3X1} {0.151} {0.000} {0.321} {} {3.753} {3.779} {} {2} {(478.80, 961.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.321} {0.080} {3.755} {3.781} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.157} {0.000} {0.235} {} {3.912} {3.938} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.235} {0.026} {3.913} {3.939} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {^} {Y} {^} {} {BUFX2} {0.510} {0.000} {0.525} {} {4.422} {4.448} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.525} {0.387} {4.430} {4.457} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.903} {0.000} {0.997} {} {5.333} {5.360} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.006} {0.000} {0.998} {0.321} {5.340} {5.366} {} {} {} 
    INST {I0/LD/T_SR_1/U18} {B} {v} {Y} {^} {} {AOI22X1} {0.210} {0.000} {0.331} {} {5.550} {5.576} {} {1} {(546.00, 850.50) (543.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n17} {} {0.001} {0.000} {0.331} {0.027} {5.550} {5.576} {} {} {} 
    INST {I0/LD/T_SR_1/U17} {C} {^} {Y} {v} {} {OAI21X1} {0.110} {0.000} {0.323} {} {5.660} {5.687} {} {1} {(565.20, 844.50) (565.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n37} {} {0.001} {0.000} {0.323} {0.029} {5.662} {5.688} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.026} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.206} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.544} {0.000} {1.589} {5.528} {0.776} {0.750} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.060}
    {-} {Setup} {0.297}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.713}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.680}
    {=} {Slack Time} {0.033}
  END_SLK_CLC
  SLK 0.033
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.033} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.266} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.182} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.187} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.800} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {2.804} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.178} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.179} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {3.390} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {3.392} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {3.710} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {3.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {3.978} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {3.979} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.228} {} {4.156} {4.190} {} {1} {(951.60, 940.50) (954.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.228} {0.040} {4.157} {4.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.154} {} {4.309} {4.343} {} {2} {(963.60, 970.50) (966.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.003} {0.000} {0.154} {0.087} {4.312} {4.345} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.207} {0.000} {0.254} {} {4.519} {4.553} {} {2} {(990.00, 997.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.254} {0.072} {4.520} {4.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.098} {0.000} {0.111} {} {4.618} {4.651} {} {1} {(1004.40, 991.50) (1006.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.111} {0.038} {4.619} {4.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.132} {0.000} {0.189} {} {4.751} {4.785} {} {1} {(1021.20, 991.50) (1018.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.189} {0.040} {4.753} {4.786} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX2} {0.273} {0.000} {0.300} {} {5.026} {5.059} {} {5} {(1045.20, 991.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.300} {0.222} {5.032} {5.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {v} {} {XOR2X1} {0.303} {0.000} {0.265} {} {5.335} {5.368} {} {2} {(1057.20, 931.50) (1050.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.265} {0.093} {5.338} {5.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.339} {0.000} {0.339} {} {5.677} {5.710} {} {2} {(1071.60, 910.50) (1064.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.004} {0.000} {0.339} {0.111} {5.680} {5.713} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.033} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.033} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.199} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.828} {0.000} {1.635} {5.528} {1.060} {1.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.937}
    {-} {Setup} {1.128}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.759}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.720}
    {=} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.272} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.152} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.203} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.210} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.559} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.678} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.216} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.467} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.620} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.923} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.924} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.524} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.012} {0.000} {0.827} {0.356} {4.496} {4.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.318} {} {4.720} {4.759} {} {1} {(582.00, 694.50) (574.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.318} {0.023} {4.720} {4.759} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.194} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.704} {0.000} {1.638} {5.528} {0.937} {0.898} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.275}
    {-} {Setup} {0.287}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.937}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.887}
    {=} {Slack Time} {0.051}
  END_SLK_CLC
  SLK 0.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.051} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.051} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.283} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.841} {0.000} {0.308} {} {1.876} {1.927} {} {3} {(651.60, 1108.50) (627.60, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.005} {0.000} {0.308} {0.099} {1.880} {1.931} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC27_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.484} {0.000} {0.396} {} {2.364} {2.415} {} {8} {(560.40, 1114.50) (565.20, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN16_curr_state_1} {} {0.007} {0.000} {0.396} {0.293} {2.371} {2.422} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.251} {0.000} {0.280} {} {2.622} {2.673} {} {2} {(550.80, 1054.50) (548.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.002} {0.000} {0.280} {0.080} {2.625} {2.675} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.244} {0.000} {0.250} {} {2.869} {2.919} {} {4} {(502.80, 1051.50) (500.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.250} {0.168} {2.872} {2.923} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.326} {0.000} {0.434} {} {3.197} {3.248} {} {3} {(565.20, 1030.50) (572.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.434} {0.138} {3.201} {3.251} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.209} {0.000} {0.205} {} {3.409} {3.460} {} {1} {(610.80, 1033.50) (610.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.205} {0.029} {3.410} {3.461} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.344} {0.000} {0.447} {} {3.754} {3.804} {} {3} {(613.20, 1057.50) (613.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.447} {0.135} {3.758} {3.808} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.132} {0.000} {0.211} {} {3.890} {3.940} {} {1} {(834.00, 1090.50) (841.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.211} {0.029} {3.891} {3.941} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.488} {0.000} {0.624} {} {4.378} {4.429} {} {5} {(814.80, 1084.50) (814.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.007} {0.000} {0.624} {0.214} {4.385} {4.436} {} {} {} 
    INST {I0/LD/CTRL/U39} {B} {^} {Y} {v} {} {AOI21X1} {0.229} {0.000} {0.333} {} {4.615} {4.665} {} {1} {(706.80, 970.50) (711.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.001} {0.000} {0.333} {0.043} {4.616} {4.667} {} {} {} 
    INST {I0/LD/CTRL/U38} {C} {v} {Y} {^} {} {NAND3X1} {0.268} {0.000} {0.271} {} {4.885} {4.935} {} {1} {(632.40, 961.50) (630.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n93} {} {0.002} {0.000} {0.271} {0.065} {4.887} {4.937} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.051} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.051} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.182} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.042} {0.000} {1.070} {5.528} {0.275} {0.224} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.971}
    {-} {Setup} {1.130}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.791}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.738}
    {=} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.053} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.053} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.285} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.166} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.217} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.573} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.692} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.230} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.481} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.634} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {3.937} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {3.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.537} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.023} {0.000} {0.827} {0.356} {4.507} {4.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.324} {} {4.738} {4.790} {} {1} {(690.00, 634.50) (682.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.324} {0.026} {4.738} {4.791} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.053} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.053} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.180} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.738} {0.000} {1.643} {5.528} {0.971} {0.918} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.826}
    {-} {Setup} {0.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.473}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.396}
    {=} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.310} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.112} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.359} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.003} {0.000} {0.843} {0.285} {2.285} {2.362} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {v} {Y} {^} {} {INVX1} {0.553} {0.000} {0.554} {} {2.838} {2.915} {} {4} {(685.20, 1108.50) (682.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n16} {} {0.004} {0.000} {0.554} {0.163} {2.842} {2.919} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {^} {Y} {v} {} {NAND3X1} {0.375} {0.000} {0.549} {} {3.217} {3.294} {} {6} {(632.40, 1087.50) (627.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.008} {0.000} {0.549} {0.248} {3.225} {3.302} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.429} {0.000} {0.360} {} {3.654} {3.731} {} {2} {(483.60, 964.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.360} {0.080} {3.656} {3.733} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.125} {0.000} {0.231} {} {3.781} {3.859} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.231} {0.026} {3.782} {3.859} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.548} {0.000} {0.521} {} {4.330} {4.407} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.522} {0.387} {4.338} {4.415} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.615} {0.000} {0.826} {} {4.954} {5.031} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.003} {0.000} {0.827} {0.319} {4.957} {5.034} {} {} {} 
    INST {I0/LD/T_SR_1/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.257} {0.000} {0.338} {} {5.214} {5.291} {} {1} {(512.40, 850.50) (510.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n15} {} {0.001} {0.000} {0.338} {0.028} {5.214} {5.291} {} {} {} 
    INST {I0/LD/T_SR_1/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.181} {0.000} {0.333} {} {5.395} {5.472} {} {1} {(483.60, 844.50) (483.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n36} {} {0.001} {0.000} {0.333} {0.023} {5.396} {5.473} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.077} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.077} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.155} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.593} {0.000} {1.607} {5.528} {0.826} {0.749} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.430}
    {-} {Setup} {0.354}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.026}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.947}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.079} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.312} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.114} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.228} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.233} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {2.846} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.002} {0.000} {0.570} {0.168} {2.769} {2.848} {} {} {} 
    INST {I0/LD/CTRL/U71} {A} {v} {Y} {^} {} {NAND3X1} {0.596} {0.000} {0.589} {} {3.365} {3.444} {} {5} {(591.60, 1084.50) (584.40, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.589} {0.174} {3.369} {3.448} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.221} {} {3.451} {3.530} {} {1} {(483.60, 1024.50) (483.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.221} {0.018} {3.451} {3.530} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {v} {Y} {^} {} {INVX1} {0.150} {0.000} {0.146} {} {3.601} {3.680} {} {1} {(474.00, 1033.50) (471.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.146} {0.039} {3.602} {3.681} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {^} {Y} {v} {} {NAND3X1} {0.151} {0.000} {0.321} {} {3.753} {3.832} {} {2} {(478.80, 961.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.321} {0.080} {3.755} {3.834} {} {} {} 
    INST {I0/LD/U13} {S} {v} {Y} {^} {} {MUX2X1} {0.245} {0.000} {0.160} {} {4.000} {4.079} {} {1} {(450.00, 967.50) (440.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.160} {0.019} {4.001} {4.080} {} {} {} 
    INST {I0/LD/U12} {A} {^} {Y} {v} {} {INVX1} {0.287} {0.000} {0.311} {} {4.288} {4.367} {} {2} {(442.80, 988.50) (445.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.000} {0.000} {0.311} {0.105} {4.288} {4.367} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {v} {Y} {v} {} {XNOR2X1} {0.270} {0.000} {0.193} {} {4.558} {4.637} {} {2} {(433.20, 991.50) (428.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.002} {0.000} {0.193} {0.058} {4.560} {4.639} {} {} {} 
    INST {I0/LD/OCTRL/U7} {A} {v} {Y} {^} {} {INVX1} {0.141} {0.000} {0.137} {} {4.700} {4.779} {} {1} {(387.60, 1033.50) (385.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.001} {0.000} {0.137} {0.038} {4.702} {4.781} {} {} {} 
    INST {I0/LD/OCTRL/U6} {B} {^} {Y} {v} {} {MUX2X1} {0.131} {0.000} {0.245} {} {4.833} {4.912} {} {1} {(366.00, 1027.50) (358.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.001} {0.000} {0.245} {0.032} {4.834} {4.913} {} {} {} 
    INST {I0/LD/OCTRL/U5} {B} {v} {Y} {^} {} {NOR2X1} {0.113} {0.000} {0.136} {} {4.946} {5.025} {} {1} {(373.20, 1027.50) (375.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.136} {0.024} {4.947} {5.026} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.079} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.153} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.197} {0.000} {1.306} {5.528} {0.430} {0.350} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.061}
    {-} {Setup} {1.126}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.885}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.802}
    {=} {Slack Time} {0.083}
  END_SLK_CLC
  SLK 0.083
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.083} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.083} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.316} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.247} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.254} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.604} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.604} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.722} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.260} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.339} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.550} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.718} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {4.028} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {4.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.645} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.013} {0.000} {0.837} {0.364} {4.575} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.323} {} {4.801} {4.885} {} {1} {(850.80, 754.50) (858.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.001} {0.000} {0.323} {0.024} {4.802} {4.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.083} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.083} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.149} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.828} {0.000} {1.635} {5.528} {1.061} {0.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.853}
    {-} {Setup} {0.305}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.498}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.404}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.094} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.094} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.327} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.129} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.376} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.003} {0.000} {0.843} {0.285} {2.285} {2.379} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {v} {Y} {^} {} {INVX1} {0.553} {0.000} {0.554} {} {2.838} {2.932} {} {4} {(685.20, 1108.50) (682.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n16} {} {0.004} {0.000} {0.554} {0.163} {2.842} {2.936} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {^} {Y} {v} {} {NAND3X1} {0.375} {0.000} {0.549} {} {3.217} {3.311} {} {6} {(632.40, 1087.50) (627.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.008} {0.000} {0.549} {0.248} {3.225} {3.319} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.429} {0.000} {0.360} {} {3.654} {3.748} {} {2} {(483.60, 964.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.360} {0.080} {3.656} {3.750} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.125} {0.000} {0.231} {} {3.781} {3.876} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.231} {0.026} {3.782} {3.876} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.548} {0.000} {0.521} {} {4.330} {4.424} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.522} {0.387} {4.338} {4.432} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.615} {0.000} {0.826} {} {4.954} {5.048} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.009} {0.000} {0.827} {0.319} {4.963} {5.057} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {B} {^} {Y} {v} {} {AOI22X1} {0.259} {0.000} {0.340} {} {5.222} {5.316} {} {1} {(637.20, 850.50) (634.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n19} {} {0.001} {0.000} {0.340} {0.029} {5.223} {5.317} {} {} {} 
    INST {I0/LD/T_SR_1/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.181} {0.000} {0.332} {} {5.403} {5.498} {} {1} {(603.60, 844.50) (603.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n38} {} {0.001} {0.000} {0.332} {0.023} {5.404} {5.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.094} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.094} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.138} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.620} {0.000} {1.616} {5.528} {0.853} {0.759} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.062}
    {-} {Setup} {1.127}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.885}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.790}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.327} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.208} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.259} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.615} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.734} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.735} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.272} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.561} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.729} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {4.040} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {4.041} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.656} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.011} {0.000} {0.836} {0.364} {4.572} {4.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.316} {} {4.790} {4.884} {} {1} {(910.80, 727.50) (918.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.000} {0.000} {0.316} {0.020} {4.790} {4.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.138} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.829} {0.000} {1.635} {5.528} {1.062} {0.967} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.073}
    {-} {Setup} {1.127}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.896}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.789}
    {=} {Slack Time} {0.108}
  END_SLK_CLC
  SLK 0.108
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.108} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.340} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.221} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.272} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.520} {2.628} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.747} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.285} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.363} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.574} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.742} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {4.053} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {4.054} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.669} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.007} {0.000} {0.836} {0.364} {4.569} {4.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.317} {} {4.788} {4.896} {} {1} {(932.40, 634.50) (939.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.000} {0.000} {0.317} {0.021} {4.789} {4.896} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.108} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.108} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.125} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.073} {0.966} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.875}
    {-} {Setup} {0.303}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.522}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.413}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.342} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.144} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.391} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.003} {0.000} {0.843} {0.285} {2.285} {2.394} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {v} {Y} {^} {} {INVX1} {0.553} {0.000} {0.554} {} {2.838} {2.947} {} {4} {(685.20, 1108.50) (682.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n16} {} {0.004} {0.000} {0.554} {0.163} {2.842} {2.951} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {^} {Y} {v} {} {NAND3X1} {0.375} {0.000} {0.549} {} {3.217} {3.326} {} {6} {(632.40, 1087.50) (627.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.008} {0.000} {0.549} {0.248} {3.225} {3.334} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.429} {0.000} {0.360} {} {3.654} {3.763} {} {2} {(483.60, 964.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.360} {0.080} {3.656} {3.765} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.125} {0.000} {0.231} {} {3.781} {3.890} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.231} {0.026} {3.782} {3.891} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.548} {0.000} {0.521} {} {4.330} {4.439} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.522} {0.387} {4.338} {4.447} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.615} {0.000} {0.826} {} {4.954} {5.063} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.011} {0.000} {0.827} {0.319} {4.965} {5.074} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {B} {^} {Y} {v} {} {AOI22X1} {0.263} {0.000} {0.342} {} {5.227} {5.336} {} {1} {(694.80, 850.50) (692.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n21} {} {0.001} {0.000} {0.342} {0.030} {5.228} {5.337} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.184} {0.000} {0.334} {} {5.412} {5.521} {} {1} {(716.40, 817.50) (716.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n39} {} {0.001} {0.000} {0.334} {0.024} {5.413} {5.522} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.124} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.642} {0.000} {1.621} {5.528} {0.875} {0.765} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.071}
    {-} {Setup} {1.127}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.894}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.784}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.342} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.273} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.630} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.749} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.749} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.286} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.576} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.744} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {4.055} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {4.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.671} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.005} {0.000} {0.836} {0.364} {4.566} {4.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.316} {} {4.784} {4.893} {} {1} {(985.20, 667.50) (992.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.000} {0.000} {0.316} {0.020} {4.784} {4.894} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.123} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.838} {0.000} {1.636} {5.528} {1.071} {0.961} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.698}
    {-} {Setup} {0.040}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.609}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.496}
    {=} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.113} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.113} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.346} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.148} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.395} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.006} {0.000} {0.842} {0.285} {2.288} {2.401} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {v} {Y} {^} {} {NAND2X1} {0.572} {0.000} {0.529} {} {2.860} {2.973} {} {4} {(522.00, 1057.50) (519.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.001} {0.000} {0.529} {0.149} {2.861} {2.974} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.505} {0.000} {0.479} {} {3.366} {3.479} {} {4} {(536.40, 1033.50) (538.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.002} {0.000} {0.479} {0.131} {3.368} {3.481} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {v} {Y} {^} {} {AOI21X1} {0.146} {0.000} {0.193} {} {3.513} {3.626} {} {1} {(512.40, 1033.50) (512.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.193} {0.029} {3.514} {3.627} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.240} {} {3.632} {3.745} {} {1} {(524.40, 997.50) (524.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.240} {0.037} {3.632} {3.745} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.235} {} {3.777} {3.890} {} {1} {(526.80, 967.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.235} {0.026} {3.778} {3.891} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {^} {Y} {^} {} {BUFX2} {0.509} {0.000} {0.506} {} {4.287} {4.400} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.506} {0.378} {4.294} {4.407} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.511} {0.000} {0.489} {} {4.806} {4.919} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.000} {0.000} {0.489} {0.137} {4.806} {4.919} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC33_n12} {A} {v} {Y} {v} {} {BUFX2} {0.435} {0.000} {0.286} {} {5.241} {5.354} {} {5} {(522.00, 907.50) (526.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN33_n12} {} {0.004} {0.000} {0.286} {0.205} {5.245} {5.358} {} {} {} 
    INST {I0/LD/T_SR_0/U18} {B} {v} {Y} {^} {} {AOI22X1} {0.149} {0.000} {0.193} {} {5.394} {5.507} {} {1} {(567.60, 910.50) (565.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n17} {} {0.000} {0.000} {0.193} {0.024} {5.394} {5.507} {} {} {} 
    INST {I0/LD/T_SR_0/U17} {C} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.313} {} {5.495} {5.608} {} {1} {(572.40, 904.50) (572.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.313} {0.027} {5.496} {5.609} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.113} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.113} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.120} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.466} {0.000} {1.543} {5.528} {0.698} {0.585} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.098}
    {-} {Setup} {1.133}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.915}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.800}
    {=} {Slack Time} {0.115}
  END_SLK_CLC
  SLK 0.115
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.115} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.115} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.348} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.228} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.279} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.286} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.635} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.754} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.292} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.079} {0.000} {0.621} {0.866} {3.256} {3.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130} {D} {^} {Y} {v} {} {AOI22X1} {0.211} {0.000} {0.327} {} {3.466} {3.581} {} {1} {(802.80, 691.50) (805.20, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n176} {} {0.002} {0.000} {0.327} {0.053} {3.468} {3.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.285} {} {3.634} {3.749} {} {1} {(855.60, 631.50) (860.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.285} {0.042} {3.636} {3.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.140} {} {3.945} {4.060} {} {1} {(913.20, 610.50) (918.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.140} {0.043} {3.947} {4.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.615} {0.000} {0.837} {} {4.561} {4.676} {} {8} {(966.00, 607.50) (973.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.008} {0.000} {0.836} {0.364} {4.569} {4.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.325} {} {4.800} {4.914} {} {1} {(814.80, 607.50) (807.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.325} {0.026} {4.800} {4.915} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.115} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.115} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.118} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.865} {0.000} {1.649} {5.528} {1.098} {0.983} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.948}
    {-} {Setup} {0.297}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.601}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.422}
    {=} {Slack Time} {0.180}
  END_SLK_CLC
  SLK 0.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.180} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.180} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.412} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.214} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.462} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.003} {0.000} {0.843} {0.285} {2.285} {2.464} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {v} {Y} {^} {} {INVX1} {0.553} {0.000} {0.554} {} {2.838} {3.017} {} {4} {(685.20, 1108.50) (682.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n16} {} {0.004} {0.000} {0.554} {0.163} {2.842} {3.021} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {^} {Y} {v} {} {NAND3X1} {0.375} {0.000} {0.549} {} {3.217} {3.397} {} {6} {(632.40, 1087.50) (627.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.008} {0.000} {0.549} {0.248} {3.225} {3.404} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.429} {0.000} {0.360} {} {3.654} {3.834} {} {2} {(483.60, 964.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.360} {0.080} {3.656} {3.836} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.125} {0.000} {0.231} {} {3.781} {3.961} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.231} {0.026} {3.782} {3.962} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.548} {0.000} {0.521} {} {4.330} {4.510} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.522} {0.387} {4.338} {4.518} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.615} {0.000} {0.826} {} {4.954} {5.133} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.011} {0.000} {0.827} {0.319} {4.965} {5.144} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {B} {^} {Y} {v} {} {AOI22X1} {0.264} {0.000} {0.343} {} {5.229} {5.409} {} {1} {(726.00, 850.50) (723.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n23} {} {0.001} {0.000} {0.343} {0.031} {5.230} {5.410} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.190} {0.000} {0.339} {} {5.421} {5.600} {} {1} {(742.80, 817.50) (742.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.001} {0.000} {0.339} {0.027} {5.422} {5.601} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.180} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.180} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.053} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.715} {0.000} {1.631} {5.528} {0.948} {0.768} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.097}
    {-} {Setup} {1.134}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.913}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.732}
    {=} {Slack Time} {0.181}
  END_SLK_CLC
  SLK 0.181
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.181} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.181} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.413} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.881} {0.000} {1.649} {5.528} {1.113} {1.294} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.051} {0.000} {0.694} {} {2.164} {2.345} {} {7} {(1040.40, 568.50) (1016.40, 580.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.007} {0.000} {0.694} {0.250} {2.171} {2.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.350} {0.000} {0.381} {} {2.521} {2.701} {} {6} {(922.80, 571.50) (925.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.000} {0.000} {0.381} {0.199} {2.521} {2.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {NOR2X1} {0.119} {0.000} {0.246} {} {2.639} {2.820} {} {1} {(937.20, 568.50) (939.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n174} {} {0.000} {0.000} {0.246} {0.029} {2.640} {2.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n174} {A} {^} {Y} {^} {} {BUFX4} {0.537} {0.000} {0.613} {} {3.177} {3.358} {} {16} {(939.60, 547.50) (934.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n174} {} {0.080} {0.000} {0.621} {0.866} {3.257} {3.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {D} {^} {Y} {v} {} {AOI22X1} {0.172} {0.000} {0.302} {} {3.429} {3.609} {} {1} {(622.80, 691.50) (620.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n84} {} {0.001} {0.000} {0.302} {0.037} {3.429} {3.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.152} {0.000} {0.270} {} {3.581} {3.762} {} {1} {(620.40, 670.50) (615.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.270} {0.036} {3.582} {3.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.135} {} {3.884} {4.065} {} {1} {(606.00, 631.50) (601.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.135} {0.041} {3.885} {4.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.600} {0.000} {0.827} {} {4.485} {4.665} {} {8} {(582.00, 607.50) (574.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.023} {0.000} {0.827} {0.356} {4.507} {4.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.319} {} {4.731} {4.912} {} {1} {(728.40, 607.50) (735.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.319} {0.023} {4.732} {4.913} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.181} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.181} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.052} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.864} {0.000} {1.649} {5.528} {1.097} {0.916} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.979}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.501}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.315}
    {=} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.186} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.186} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.419} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.221} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.468} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.003} {0.000} {0.843} {0.285} {2.285} {2.471} {} {} {} 
    INST {I0/LD/CTRL/U78} {A} {v} {Y} {^} {} {INVX1} {0.553} {0.000} {0.554} {} {2.838} {3.024} {} {4} {(685.20, 1108.50) (682.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n16} {} {0.004} {0.000} {0.554} {0.163} {2.842} {3.028} {} {} {} 
    INST {I0/LD/CTRL/U77} {B} {^} {Y} {v} {} {NAND3X1} {0.375} {0.000} {0.549} {} {3.217} {3.403} {} {6} {(632.40, 1087.50) (627.60, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n1} {} {0.008} {0.000} {0.549} {0.248} {3.225} {3.411} {} {} {} 
    INST {I0/LD/CTRL/U3} {A} {v} {Y} {^} {} {NAND3X1} {0.429} {0.000} {0.360} {} {3.654} {3.841} {} {2} {(483.60, 964.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.360} {0.080} {3.656} {3.842} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.125} {0.000} {0.231} {} {3.781} {3.968} {} {1} {(495.60, 967.50) (502.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.231} {0.026} {3.782} {3.968} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC4_n13} {A} {v} {Y} {v} {} {BUFX2} {0.548} {0.000} {0.521} {} {4.330} {4.516} {} {9} {(502.80, 907.50) (507.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN4_n13} {} {0.008} {0.000} {0.522} {0.387} {4.338} {4.525} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.615} {0.000} {0.826} {} {4.954} {5.140} {} {8} {(502.80, 868.50) (500.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.011} {0.000} {0.827} {0.319} {4.965} {5.151} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {A} {^} {Y} {v} {} {INVX1} {0.195} {0.000} {0.255} {} {5.160} {5.347} {} {1} {(750.00, 853.50) (752.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n25} {} {0.001} {0.000} {0.255} {0.029} {5.161} {5.348} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.153} {0.000} {0.128} {} {5.314} {5.501} {} {1} {(781.20, 844.50) (778.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.128} {0.027} {5.315} {5.501} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.186} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.186} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.046} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.746} {0.000} {1.634} {5.528} {0.979} {0.792} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.441}
    {-} {Setup} {0.065}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.326}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.105}
    {=} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.222} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.454} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {1.247} {0.000} {0.843} {} {2.282} {2.504} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.006} {0.000} {0.842} {0.285} {2.288} {2.510} {} {} {} 
    INST {I0/LD/CTRL/U91} {B} {v} {Y} {^} {} {NAND2X1} {0.572} {0.000} {0.529} {} {2.860} {3.082} {} {4} {(522.00, 1057.50) (519.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n5} {} {0.001} {0.000} {0.529} {0.149} {2.861} {3.083} {} {} {} 
    INST {I0/LD/CTRL/U90} {A} {^} {Y} {v} {} {NOR2X1} {0.505} {0.000} {0.479} {} {3.366} {3.588} {} {4} {(536.40, 1033.50) (538.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n11} {} {0.002} {0.000} {0.479} {0.131} {3.368} {3.589} {} {} {} 
    INST {I0/LD/CTRL/U7} {C} {v} {Y} {^} {} {AOI21X1} {0.146} {0.000} {0.193} {} {3.513} {3.735} {} {1} {(512.40, 1033.50) (512.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.001} {0.000} {0.193} {0.029} {3.514} {3.736} {} {} {} 
    INST {I0/LD/CTRL/U6} {C} {^} {Y} {v} {} {OAI21X1} {0.118} {0.000} {0.240} {} {3.632} {3.853} {} {1} {(524.40, 997.50) (524.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_0_int} {} {0.001} {0.000} {0.240} {0.037} {3.632} {3.854} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {A} {v} {Y} {^} {} {AOI21X1} {0.145} {0.000} {0.235} {} {3.777} {3.999} {} {1} {(526.80, 967.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.235} {0.026} {3.778} {4.000} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {^} {Y} {^} {} {BUFX2} {0.509} {0.000} {0.506} {} {4.287} {4.508} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.506} {0.378} {4.294} {4.516} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {^} {Y} {v} {} {NOR2X1} {0.511} {0.000} {0.489} {} {4.806} {5.027} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.003} {0.000} {0.489} {0.137} {4.808} {5.030} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {B} {v} {Y} {^} {} {AOI22X1} {0.183} {0.000} {0.218} {} {4.991} {5.213} {} {1} {(454.80, 970.50) (457.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.218} {0.032} {4.992} {5.214} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {C} {^} {Y} {v} {} {OAI21X1} {0.111} {0.000} {0.320} {} {5.103} {5.325} {} {1} {(433.20, 937.50) (433.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.320} {0.032} {5.105} {5.326} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.222} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.222} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.011} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.209} {0.000} {1.318} {5.528} {0.441} {0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.473}
    {-} {Setup} {0.278}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.145}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.892}
    {=} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.254} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.254} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.486} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.288} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.823} {0.000} {0.282} {} {1.857} {2.111} {} {2} {(798.00, 1108.50) (774.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.003} {0.000} {0.282} {0.092} {1.860} {2.113} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC28_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.241} {0.000} {0.243} {} {2.101} {2.354} {} {5} {(603.60, 1111.50) (601.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.002} {0.000} {0.243} {0.162} {2.103} {2.357} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC30_curr_state_2} {A} {^} {Y} {v} {} {INVX1} {0.481} {0.000} {0.544} {} {2.584} {2.838} {} {5} {(601.20, 1048.50) (603.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN27_curr_state_2} {} {0.004} {0.000} {0.544} {0.185} {2.588} {2.842} {} {} {} 
    INST {I0/LD/CTRL/U73} {B} {v} {Y} {^} {} {NOR2X1} {0.314} {0.000} {0.407} {} {2.903} {3.156} {} {3} {(670.80, 1027.50) (668.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.002} {0.000} {0.407} {0.099} {2.905} {3.159} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.225} {0.000} {0.373} {} {3.130} {3.384} {} {3} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.002} {0.000} {0.373} {0.115} {3.132} {3.386} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.321} {0.000} {0.297} {} {3.453} {3.707} {} {3} {(538.80, 931.50) (536.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.001} {0.000} {0.297} {0.086} {3.454} {3.707} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.174} {0.000} {0.231} {} {3.628} {3.882} {} {1} {(519.60, 973.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.231} {0.026} {3.629} {3.883} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.550} {0.000} {0.504} {} {4.179} {4.433} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.505} {0.378} {4.187} {4.440} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.323} {0.000} {0.411} {} {4.510} {4.764} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.003} {0.000} {0.411} {0.137} {4.513} {4.766} {} {} {} 
    INST {I0/LD/T_SR_0/U12} {B} {^} {Y} {v} {} {AOI22X1} {0.216} {0.000} {0.239} {} {4.729} {4.982} {} {1} {(454.80, 931.50) (452.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n11} {} {0.001} {0.000} {0.239} {0.036} {4.730} {4.984} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.161} {0.000} {0.332} {} {4.891} {5.144} {} {1} {(409.20, 904.50) (409.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.332} {0.028} {4.892} {5.145} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.254} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.254} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.021} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.241} {0.000} {1.350} {5.528} {0.473} {0.220} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.901}
    {-} {Setup} {0.313}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.538}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.237}
    {=} {Slack Time} {0.301}
  END_SLK_CLC
  SLK 0.301
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.301} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.534} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.336} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.823} {0.000} {0.282} {} {1.857} {2.159} {} {2} {(798.00, 1108.50) (774.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.003} {0.000} {0.282} {0.092} {1.860} {2.161} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC28_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.241} {0.000} {0.243} {} {2.101} {2.402} {} {5} {(603.60, 1111.50) (601.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.002} {0.000} {0.243} {0.162} {2.103} {2.404} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC30_curr_state_2} {A} {^} {Y} {v} {} {INVX1} {0.481} {0.000} {0.544} {} {2.584} {2.885} {} {5} {(601.20, 1048.50) (603.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN27_curr_state_2} {} {0.004} {0.000} {0.544} {0.185} {2.588} {2.890} {} {} {} 
    INST {I0/LD/CTRL/U73} {B} {v} {Y} {^} {} {NOR2X1} {0.314} {0.000} {0.407} {} {2.903} {3.204} {} {3} {(670.80, 1027.50) (668.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.002} {0.000} {0.407} {0.099} {2.905} {3.206} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.225} {0.000} {0.373} {} {3.130} {3.431} {} {3} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.002} {0.000} {0.373} {0.115} {3.132} {3.433} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.321} {0.000} {0.297} {} {3.453} {3.754} {} {3} {(538.80, 931.50) (536.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.001} {0.000} {0.297} {0.086} {3.454} {3.755} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.174} {0.000} {0.231} {} {3.628} {3.929} {} {1} {(519.60, 973.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.231} {0.026} {3.629} {3.930} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.550} {0.000} {0.504} {} {4.179} {4.481} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.505} {0.378} {4.187} {4.488} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.323} {0.000} {0.411} {} {4.510} {4.811} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.000} {0.000} {0.411} {0.137} {4.510} {4.812} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC33_n12} {A} {^} {Y} {^} {} {BUFX2} {0.393} {0.000} {0.286} {} {4.904} {5.205} {} {5} {(522.00, 907.50) (526.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN33_n12} {} {0.008} {0.000} {0.286} {0.204} {4.912} {5.213} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {B} {^} {Y} {v} {} {AOI22X1} {0.182} {0.000} {0.199} {} {5.094} {5.395} {} {1} {(670.80, 931.50) (668.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.199} {0.029} {5.095} {5.396} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.142} {0.000} {0.327} {} {5.237} {5.538} {} {1} {(675.60, 904.50) (675.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.327} {0.024} {5.237} {5.538} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.301} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.301} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.069} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.669} {0.000} {1.627} {5.528} {0.901} {0.600} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.909}
    {-} {Setup} {0.322}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.537}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.228}
    {=} {Slack Time} {0.308}
  END_SLK_CLC
  SLK 0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.308} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.308} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.541} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.823} {0.000} {0.282} {} {1.857} {2.166} {} {2} {(798.00, 1108.50) (774.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.003} {0.000} {0.282} {0.092} {1.860} {2.168} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC28_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.241} {0.000} {0.243} {} {2.101} {2.409} {} {5} {(603.60, 1111.50) (601.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.002} {0.000} {0.243} {0.162} {2.103} {2.411} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC30_curr_state_2} {A} {^} {Y} {v} {} {INVX1} {0.481} {0.000} {0.544} {} {2.584} {2.892} {} {5} {(601.20, 1048.50) (603.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN27_curr_state_2} {} {0.004} {0.000} {0.544} {0.185} {2.588} {2.897} {} {} {} 
    INST {I0/LD/CTRL/U73} {B} {v} {Y} {^} {} {NOR2X1} {0.314} {0.000} {0.407} {} {2.903} {3.211} {} {3} {(670.80, 1027.50) (668.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.002} {0.000} {0.407} {0.099} {2.905} {3.213} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.225} {0.000} {0.373} {} {3.130} {3.438} {} {3} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.002} {0.000} {0.373} {0.115} {3.132} {3.440} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.321} {0.000} {0.297} {} {3.453} {3.761} {} {3} {(538.80, 931.50) (536.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.001} {0.000} {0.297} {0.086} {3.454} {3.762} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.174} {0.000} {0.231} {} {3.628} {3.936} {} {1} {(519.60, 973.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.231} {0.026} {3.629} {3.937} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.550} {0.000} {0.504} {} {4.179} {4.488} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.505} {0.378} {4.187} {4.495} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.323} {0.000} {0.411} {} {4.510} {4.818} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.000} {0.000} {0.411} {0.137} {4.510} {4.819} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC33_n12} {A} {^} {Y} {^} {} {BUFX2} {0.393} {0.000} {0.286} {} {4.904} {5.212} {} {5} {(522.00, 907.50) (526.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN33_n12} {} {0.007} {0.000} {0.286} {0.204} {4.910} {5.219} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {B} {^} {Y} {v} {} {AOI22X1} {0.183} {0.000} {0.200} {} {5.093} {5.401} {} {1} {(644.40, 910.50) (642.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.001} {0.000} {0.200} {0.029} {5.094} {5.402} {} {} {} 
    INST {I0/LD/T_SR_0/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.134} {0.000} {0.319} {} {5.228} {5.536} {} {1} {(608.40, 904.50) (608.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.000} {0.000} {0.319} {0.020} {5.228} {5.537} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.308} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.308} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.076} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.676} {0.000} {1.628} {5.528} {0.909} {0.601} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.927}
    {-} {Setup} {0.316}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.560}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.232}
    {=} {Slack Time} {0.328}
  END_SLK_CLC
  SLK 0.328
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.328} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.328} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.561} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.363} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.823} {0.000} {0.282} {} {1.857} {2.186} {} {2} {(798.00, 1108.50) (774.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.003} {0.000} {0.282} {0.092} {1.860} {2.188} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC28_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.241} {0.000} {0.243} {} {2.101} {2.429} {} {5} {(603.60, 1111.50) (601.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.002} {0.000} {0.243} {0.162} {2.103} {2.431} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC30_curr_state_2} {A} {^} {Y} {v} {} {INVX1} {0.481} {0.000} {0.544} {} {2.584} {2.912} {} {5} {(601.20, 1048.50) (603.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN27_curr_state_2} {} {0.004} {0.000} {0.544} {0.185} {2.588} {2.917} {} {} {} 
    INST {I0/LD/CTRL/U73} {B} {v} {Y} {^} {} {NOR2X1} {0.314} {0.000} {0.407} {} {2.903} {3.231} {} {3} {(670.80, 1027.50) (668.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.002} {0.000} {0.407} {0.099} {2.905} {3.233} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.225} {0.000} {0.373} {} {3.130} {3.458} {} {3} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.002} {0.000} {0.373} {0.115} {3.132} {3.460} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.321} {0.000} {0.297} {} {3.453} {3.781} {} {3} {(538.80, 931.50) (536.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.001} {0.000} {0.297} {0.086} {3.454} {3.782} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.174} {0.000} {0.231} {} {3.628} {3.956} {} {1} {(519.60, 973.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.231} {0.026} {3.629} {3.957} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.550} {0.000} {0.504} {} {4.179} {4.508} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.505} {0.378} {4.187} {4.515} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.323} {0.000} {0.411} {} {4.510} {4.838} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.000} {0.000} {0.411} {0.137} {4.510} {4.839} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC33_n12} {A} {^} {Y} {^} {} {BUFX2} {0.393} {0.000} {0.286} {} {4.904} {5.232} {} {5} {(522.00, 907.50) (526.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN33_n12} {} {0.009} {0.000} {0.286} {0.204} {4.913} {5.241} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {B} {^} {Y} {v} {} {AOI22X1} {0.180} {0.000} {0.197} {} {5.093} {5.421} {} {1} {(735.60, 931.50) (733.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.197} {0.027} {5.093} {5.422} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.139} {0.000} {0.324} {} {5.232} {5.560} {} {1} {(709.20, 937.50) (709.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.000} {0.000} {0.324} {0.023} {5.232} {5.560} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.328} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.328} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.096} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.694} {0.000} {1.630} {5.528} {0.927} {0.598} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.072}
    {-} {Setup} {0.356}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.666}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.323}
    {=} {Slack Time} {0.344}
  END_SLK_CLC
  SLK 0.344
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.576} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.378} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.493} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.497} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.111} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.114} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.488} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.489} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {3.700} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {3.703} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.021} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.289} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.228} {} {4.156} {4.500} {} {1} {(951.60, 940.50) (954.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.228} {0.040} {4.157} {4.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.154} {} {4.309} {4.653} {} {2} {(963.60, 970.50) (966.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.003} {0.000} {0.154} {0.087} {4.312} {4.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.207} {0.000} {0.254} {} {4.519} {4.863} {} {2} {(990.00, 997.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.254} {0.072} {4.520} {4.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.098} {0.000} {0.111} {} {4.618} {4.961} {} {1} {(1004.40, 991.50) (1006.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.111} {0.038} {4.619} {4.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.132} {0.000} {0.189} {} {4.751} {5.095} {} {1} {(1021.20, 991.50) (1018.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.189} {0.040} {4.753} {5.096} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX2} {0.273} {0.000} {0.300} {} {5.026} {5.370} {} {5} {(1045.20, 991.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.300} {0.222} {5.032} {5.376} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {^} {} {XOR2X1} {0.288} {0.000} {0.294} {} {5.321} {5.664} {} {2} {(1057.20, 931.50) (1050.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.294} {0.093} {5.323} {5.666} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.111} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.840} {0.000} {1.636} {5.528} {1.072} {0.728} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.552}
    {-} {Setup} {0.291}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.211}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.865}
    {=} {Slack Time} {0.346}
  END_SLK_CLC
  SLK 0.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.346} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.579} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.381} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.823} {0.000} {0.282} {} {1.857} {2.203} {} {2} {(798.00, 1108.50) (774.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.003} {0.000} {0.282} {0.092} {1.860} {2.206} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC28_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.241} {0.000} {0.243} {} {2.101} {2.447} {} {5} {(603.60, 1111.50) (601.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.002} {0.000} {0.243} {0.162} {2.103} {2.449} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC30_curr_state_2} {A} {^} {Y} {v} {} {INVX1} {0.481} {0.000} {0.544} {} {2.584} {2.930} {} {5} {(601.20, 1048.50) (603.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN27_curr_state_2} {} {0.004} {0.000} {0.544} {0.185} {2.588} {2.935} {} {} {} 
    INST {I0/LD/CTRL/U73} {B} {v} {Y} {^} {} {NOR2X1} {0.314} {0.000} {0.407} {} {2.903} {3.249} {} {3} {(670.80, 1027.50) (668.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.002} {0.000} {0.407} {0.099} {2.905} {3.251} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.225} {0.000} {0.373} {} {3.130} {3.476} {} {3} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.002} {0.000} {0.373} {0.115} {3.132} {3.478} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.321} {0.000} {0.297} {} {3.453} {3.799} {} {3} {(538.80, 931.50) (536.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.001} {0.000} {0.297} {0.086} {3.454} {3.800} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.174} {0.000} {0.231} {} {3.628} {3.974} {} {1} {(519.60, 973.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.231} {0.026} {3.629} {3.975} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.550} {0.000} {0.504} {} {4.179} {4.525} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.505} {0.378} {4.187} {4.533} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.323} {0.000} {0.411} {} {4.510} {4.856} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.000} {0.000} {0.411} {0.137} {4.510} {4.857} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.226} {} {4.712} {5.058} {} {1} {(483.60, 931.50) (481.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n15} {} {0.001} {0.000} {0.226} {0.028} {4.713} {5.059} {} {} {} 
    INST {I0/LD/T_SR_0/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.151} {0.000} {0.327} {} {4.864} {5.210} {} {1} {(486.00, 904.50) (486.00, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.327} {0.025} {4.865} {5.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.346} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.114} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.319} {0.000} {1.427} {5.528} {0.552} {0.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.017}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.540}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.162}
    {=} {Slack Time} {0.378}
  END_SLK_CLC
  SLK 0.378
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.378} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.378} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.611} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.412} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {0.823} {0.000} {0.282} {} {1.857} {2.235} {} {2} {(798.00, 1108.50) (774.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[2]} {} {0.003} {0.000} {0.282} {0.092} {1.860} {2.238} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC28_curr_state_2} {A} {v} {Y} {^} {} {INVX2} {0.241} {0.000} {0.243} {} {2.101} {2.479} {} {5} {(603.60, 1111.50) (601.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n60} {} {0.002} {0.000} {0.243} {0.162} {2.103} {2.481} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC30_curr_state_2} {A} {^} {Y} {v} {} {INVX1} {0.481} {0.000} {0.544} {} {2.584} {2.962} {} {5} {(601.20, 1048.50) (603.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN27_curr_state_2} {} {0.004} {0.000} {0.544} {0.185} {2.588} {2.966} {} {} {} 
    INST {I0/LD/CTRL/U73} {B} {v} {Y} {^} {} {NOR2X1} {0.314} {0.000} {0.407} {} {2.903} {3.281} {} {3} {(670.80, 1027.50) (668.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.002} {0.000} {0.407} {0.099} {2.905} {3.283} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.225} {0.000} {0.373} {} {3.130} {3.508} {} {3} {(618.00, 1000.50) (620.40, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.002} {0.000} {0.373} {0.115} {3.132} {3.510} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.321} {0.000} {0.297} {} {3.453} {3.831} {} {3} {(538.80, 931.50) (536.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.001} {0.000} {0.297} {0.086} {3.454} {3.832} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.174} {0.000} {0.231} {} {3.628} {4.006} {} {1} {(519.60, 973.50) (519.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.001} {0.000} {0.231} {0.026} {3.629} {4.007} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.550} {0.000} {0.504} {} {4.179} {4.557} {} {9} {(474.00, 967.50) (469.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN3_n13} {} {0.008} {0.000} {0.505} {0.378} {4.187} {4.565} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.323} {0.000} {0.411} {} {4.510} {4.888} {} {4} {(507.60, 928.50) (510.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.000} {0.000} {0.411} {0.137} {4.510} {4.888} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC33_n12} {A} {^} {Y} {^} {} {BUFX2} {0.393} {0.000} {0.286} {} {4.904} {5.281} {} {5} {(522.00, 907.50) (526.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN33_n12} {} {0.009} {0.000} {0.286} {0.204} {4.912} {5.290} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {A} {^} {Y} {v} {} {INVX1} {0.131} {0.000} {0.131} {} {5.043} {5.421} {} {1} {(781.20, 928.50) (783.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.131} {0.025} {5.044} {5.422} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.117} {0.000} {0.126} {} {5.161} {5.539} {} {1} {(790.80, 937.50) (788.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.126} {0.026} {5.162} {5.540} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.378} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.378} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.145} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.784} {0.000} {1.636} {5.528} {1.017} {0.639} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.074}
    {-} {Setup} {0.305}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.719}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.323}
    {=} {Slack Time} {0.395}
  END_SLK_CLC
  SLK 0.395
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.395} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.395} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.628} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.840} {0.000} {1.636} {5.528} {1.073} {1.468} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.096} {0.000} {0.772} {} {2.169} {2.564} {} {2} {(1114.80, 628.50) (1138.80, 640.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.008} {0.000} {0.772} {0.278} {2.177} {2.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.300} {0.000} {0.259} {} {2.477} {2.872} {} {1} {(1143.60, 613.50) (1141.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN5_wenable_fifo} {} {0.000} {0.000} {0.259} {0.018} {2.477} {2.872} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC5_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.838} {0.000} {0.927} {} {3.315} {3.711} {} {11} {(1134.00, 607.50) (1129.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.019} {0.000} {0.928} {0.694} {3.334} {3.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.399} {0.000} {0.287} {} {3.734} {4.129} {} {1} {(1114.80, 601.50) (1117.20, 604.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.287} {0.043} {3.735} {4.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.160} {0.000} {0.167} {} {3.895} {4.290} {} {2} {(1143.60, 631.50) (1146.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.167} {0.086} {3.896} {4.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.226} {} {4.086} {4.481} {} {1} {(1141.20, 697.50) (1138.80, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.226} {0.061} {4.087} {4.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.499} {0.000} {0.643} {} {4.586} {4.981} {} {5} {(1131.60, 730.50) (1141.20, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.643} {0.233} {4.593} {4.988} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.387} {0.000} {0.288} {} {4.979} {5.374} {} {2} {(1117.20, 691.50) (1124.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.004} {0.000} {0.288} {0.104} {4.983} {5.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {^} {} {XOR2X1} {0.339} {0.000} {0.333} {} {5.321} {5.717} {} {2} {(1078.80, 751.50) (1071.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.002} {0.000} {0.333} {0.109} {5.323} {5.719} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.395} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.395} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.163} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.841} {0.000} {1.636} {5.528} {1.074} {0.679} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/ENC/last_bit_reg} {CLK}
  ENDPT {I0/LD/ENC/last_bit_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.275}
    {-} {Setup} {0.287}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.937}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.476}
    {=} {Slack Time} {0.461}
  END_SLK_CLC
  SLK 0.461
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.461} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.461} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.694} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.496} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.610} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.153} {2.614} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.228} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.002} {0.000} {0.570} {0.168} {2.769} {3.230} {} {} {} 
    INST {I0/LD/CTRL/U71} {A} {v} {Y} {^} {} {NAND3X1} {0.596} {0.000} {0.589} {} {3.365} {3.826} {} {5} {(591.60, 1084.50) (584.40, 1084.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.004} {0.000} {0.589} {0.174} {3.369} {3.830} {} {} {} 
    INST {I0/LD/CTRL/U5} {C} {^} {Y} {v} {} {OAI21X1} {0.082} {0.000} {0.221} {} {3.451} {3.912} {} {1} {(483.60, 1024.50) (483.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.000} {0.000} {0.221} {0.018} {3.451} {3.912} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {v} {Y} {^} {} {INVX1} {0.150} {0.000} {0.146} {} {3.601} {4.062} {} {1} {(474.00, 1033.50) (471.60, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.001} {0.000} {0.146} {0.039} {3.602} {4.063} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {^} {Y} {v} {} {NAND3X1} {0.151} {0.000} {0.321} {} {3.753} {4.214} {} {2} {(478.80, 961.50) (476.40, 964.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.002} {0.000} {0.321} {0.080} {3.755} {4.216} {} {} {} 
    INST {I0/LD/U13} {S} {v} {Y} {v} {} {MUX2X1} {0.253} {0.000} {0.157} {} {4.008} {4.469} {} {1} {(450.00, 967.50) (440.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.000} {0.000} {0.157} {0.019} {4.008} {4.469} {} {} {} 
    INST {I0/LD/U12} {A} {v} {Y} {^} {} {INVX1} {0.250} {0.000} {0.291} {} {4.258} {4.719} {} {2} {(442.80, 988.50) (445.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.001} {0.000} {0.291} {0.104} {4.259} {4.720} {} {} {} 
    INST {I0/LD/ENC/U4} {A} {^} {Y} {v} {} {MUX2X1} {0.113} {0.000} {0.165} {} {4.371} {4.832} {} {1} {(433.20, 1027.50) (433.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n1} {} {0.000} {0.000} {0.165} {0.020} {4.372} {4.833} {} {} {} 
    INST {I0/LD/ENC/U3} {A} {v} {Y} {^} {} {INVX1} {0.104} {0.000} {0.102} {} {4.476} {4.937} {} {1} {(438.00, 1048.50) (440.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/ENC/n2} {} {0.001} {0.000} {0.102} {0.023} {4.476} {4.937} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.461} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.461} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.228} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.042} {0.000} {1.070} {5.528} {0.275} {-0.186} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.009}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.719}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.178}
    {=} {Slack Time} {0.542}
  END_SLK_CLC
  SLK 0.542
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.542} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.542} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.774} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.576} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.691} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.695} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.309} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.312} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.686} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.688} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {3.898} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {3.901} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.219} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.487} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.487} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC32_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.144} {} {4.235} {4.776} {} {2} {(901.20, 967.50) (896.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN29_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.235} {4.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.212} {} {4.425} {4.967} {} {1} {(898.80, 931.50) (901.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.057} {4.426} {4.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.385} {0.000} {0.465} {} {4.811} {5.352} {} {3} {(918.00, 931.50) (927.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.005} {0.000} {0.465} {0.161} {4.816} {5.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.360} {0.000} {0.380} {} {5.176} {5.717} {} {3} {(882.00, 910.50) (874.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.002} {0.000} {0.380} {0.128} {5.178} {5.719} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.542} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.542} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.309} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.776} {0.000} {1.636} {5.528} {1.009} {0.467} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.021}
    {-} {Setup} {0.240}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.731}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.177}
    {=} {Slack Time} {0.554}
  END_SLK_CLC
  SLK 0.554
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.554} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.554} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.787} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.589} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.703} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.708} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.321} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.325} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.699} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.700} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {3.911} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {3.913} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.231} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.234} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.499} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC32_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.144} {} {4.235} {4.789} {} {2} {(901.20, 967.50) (896.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN29_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.235} {4.789} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.212} {} {4.425} {4.980} {} {1} {(898.80, 931.50) (901.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.057} {4.426} {4.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.385} {0.000} {0.465} {} {4.811} {5.365} {} {3} {(918.00, 931.50) (927.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.005} {0.000} {0.465} {0.161} {4.816} {5.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.360} {0.000} {0.380} {} {5.176} {5.730} {} {3} {(882.00, 910.50) (874.80, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.001} {0.000} {0.380} {0.128} {5.177} {5.731} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.554} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.554} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.322} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.789} {0.000} {1.636} {5.528} {1.021} {0.467} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.060}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.205}
    {=} {Slack Time} {0.576}
  END_SLK_CLC
  SLK 0.576
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.576} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.576} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.809} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.725} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.730} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.343} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.347} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.721} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.722} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {3.933} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {3.935} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.253} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.256} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.521} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC32_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.144} {} {4.235} {4.811} {} {2} {(901.20, 967.50) (896.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN29_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.235} {4.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.212} {} {4.425} {5.002} {} {1} {(898.80, 931.50) (901.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.057} {4.426} {5.002} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.385} {0.000} {0.465} {} {4.811} {5.387} {} {3} {(918.00, 931.50) (927.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.004} {0.000} {0.465} {0.161} {4.815} {5.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {^} {Y} {^} {} {XOR2X1} {0.385} {0.000} {0.387} {} {5.200} {5.776} {} {3} {(992.40, 910.50) (999.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.005} {0.000} {0.387} {0.130} {5.205} {5.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.576} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.576} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.344} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.827} {0.000} {1.635} {5.528} {1.060} {0.484} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.064}
    {-} {Setup} {0.229}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.786}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.205}
    {=} {Slack Time} {0.580}
  END_SLK_CLC
  SLK 0.580
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.580} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.580} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.813} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.615} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.729} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.734} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.347} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.351} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.725} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.726} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {3.937} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {3.939} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.257} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.260} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.525} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC32_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.289} {0.000} {0.144} {} {4.235} {4.815} {} {2} {(901.20, 967.50) (896.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN29_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.235} {4.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.190} {0.000} {0.212} {} {4.425} {5.006} {} {1} {(898.80, 931.50) (901.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.057} {4.426} {5.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.385} {0.000} {0.465} {} {4.811} {5.391} {} {3} {(918.00, 931.50) (927.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.004} {0.000} {0.465} {0.161} {4.815} {5.395} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {^} {Y} {^} {} {XOR2X1} {0.385} {0.000} {0.387} {} {5.200} {5.780} {} {3} {(992.40, 910.50) (999.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.006} {0.000} {0.387} {0.130} {5.205} {5.786} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.580} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.580} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.348} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.832} {0.000} {1.635} {5.528} {1.064} {0.484} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.037}
    {-} {Setup} {0.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.642}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.984}
    {=} {Slack Time} {0.658}
  END_SLK_CLC
  SLK 0.658
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.658} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.658} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.890} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.692} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.806} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.154} {2.811} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.425} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.428} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.802} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.803} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {4.014} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {4.016} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.335} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.602} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.228} {} {4.156} {4.814} {} {1} {(951.60, 940.50) (954.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.228} {0.040} {4.157} {4.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.154} {} {4.309} {4.967} {} {2} {(963.60, 970.50) (966.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.003} {0.000} {0.154} {0.087} {4.312} {4.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.207} {0.000} {0.254} {} {4.519} {5.177} {} {2} {(990.00, 997.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.254} {0.072} {4.520} {5.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {B} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.203} {} {4.714} {5.372} {} {1} {(1016.40, 991.50) (1018.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.203} {0.040} {4.716} {5.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {v} {Y} {^} {} {INVX2} {0.266} {0.000} {0.303} {} {4.982} {5.640} {} {5} {(1045.20, 991.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.002} {0.000} {0.303} {0.223} {4.984} {5.642} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.658} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.658} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.425} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.804} {0.000} {1.635} {5.528} {1.037} {0.379} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.036}
    {-} {Setup} {0.345}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.641}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.982}
    {=} {Slack Time} {0.659}
  END_SLK_CLC
  SLK 0.659
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.659} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.659} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.892} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.694} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {1.114} {0.000} {0.786} {} {2.149} {2.808} {} {8} {(716.40, 1108.50) (692.40, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.005} {0.000} {0.786} {0.285} {2.153} {2.812} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NOR2X1} {0.614} {0.000} {0.570} {} {2.767} {3.426} {} {5} {(589.20, 1114.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n28} {} {0.003} {0.000} {0.570} {0.168} {2.771} {3.430} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {NAND2X1} {0.374} {0.000} {0.316} {} {3.145} {3.804} {} {2} {(678.00, 1090.50) (675.60, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.001} {0.000} {0.316} {0.076} {3.146} {3.805} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {^} {Y} {v} {} {NAND2X1} {0.211} {0.000} {0.266} {} {3.357} {4.016} {} {3} {(673.20, 997.50) (675.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.002} {0.000} {0.266} {0.090} {3.359} {4.018} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.318} {0.000} {0.380} {} {3.677} {4.336} {} {2} {(572.40, 967.50) (570.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.380} {0.139} {3.680} {4.339} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.265} {0.000} {0.303} {} {3.945} {4.604} {} {2} {(910.80, 967.50) (913.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.303} {0.058} {3.946} {4.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.211} {0.000} {0.228} {} {4.156} {4.815} {} {1} {(951.60, 940.50) (954.00, 937.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.228} {0.040} {4.157} {4.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.154} {} {4.309} {4.968} {} {2} {(963.60, 970.50) (966.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.003} {0.000} {0.154} {0.087} {4.312} {4.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.207} {0.000} {0.254} {} {4.519} {5.178} {} {2} {(990.00, 997.50) (987.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.254} {0.072} {4.520} {5.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {B} {^} {Y} {v} {} {AOI22X1} {0.194} {0.000} {0.203} {} {4.714} {5.373} {} {1} {(1016.40, 991.50) (1018.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.203} {0.040} {4.716} {5.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {v} {Y} {^} {} {INVX2} {0.266} {0.000} {0.303} {} {4.982} {5.641} {} {5} {(1045.20, 991.50) (1047.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.000} {0.000} {0.303} {0.223} {4.982} {5.641} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.659} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.659} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.426} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.804} {0.000} {1.635} {5.528} {1.036} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {0.432}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.553}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.888}
    {=} {Slack Time} {0.665}
  END_SLK_CLC
  SLK 0.665
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.897} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.699} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.841} {0.000} {0.308} {} {1.876} {2.541} {} {3} {(651.60, 1108.50) (627.60, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.005} {0.000} {0.308} {0.099} {1.880} {2.545} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC27_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.484} {0.000} {0.396} {} {2.364} {3.029} {} {8} {(560.40, 1114.50) (565.20, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN16_curr_state_1} {} {0.007} {0.000} {0.396} {0.293} {2.371} {3.036} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.251} {0.000} {0.280} {} {2.622} {3.287} {} {2} {(550.80, 1054.50) (548.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.002} {0.000} {0.280} {0.080} {2.625} {3.289} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.244} {0.000} {0.250} {} {2.869} {3.533} {} {4} {(502.80, 1051.50) (500.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.250} {0.168} {2.872} {3.537} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.326} {0.000} {0.434} {} {3.197} {3.862} {} {3} {(565.20, 1030.50) (572.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.434} {0.138} {3.201} {3.865} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.209} {0.000} {0.205} {} {3.409} {4.074} {} {1} {(610.80, 1033.50) (610.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.205} {0.029} {3.410} {4.075} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.344} {0.000} {0.447} {} {3.754} {4.418} {} {3} {(613.20, 1057.50) (613.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.447} {0.135} {3.758} {4.422} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.132} {0.000} {0.211} {} {3.890} {4.554} {} {1} {(834.00, 1090.50) (841.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.211} {0.029} {3.891} {4.555} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.488} {0.000} {0.624} {} {4.378} {5.043} {} {5} {(814.80, 1084.50) (814.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.007} {0.000} {0.624} {0.214} {4.385} {5.050} {} {} {} 
    INST {I0/LD/CTRL/U23} {S} {^} {Y} {v} {} {MUX2X1} {0.338} {0.000} {0.215} {} {4.723} {5.387} {} {1} {(711.60, 994.50) (702.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.215} {0.035} {4.724} {5.388} {} {} {} 
    INST {I0/LD/CTRL/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.164} {0.000} {0.140} {} {4.887} {5.552} {} {1} {(678.00, 1051.50) (675.60, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.140} {0.028} {4.888} {5.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.432} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.035}
    {-} {Setup} {0.431}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.554}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.848}
    {=} {Slack Time} {0.706}
  END_SLK_CLC
  SLK 0.706
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.706} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.706} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {0.938} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {1.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.841} {0.000} {0.308} {} {1.876} {2.582} {} {3} {(651.60, 1108.50) (627.60, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.005} {0.000} {0.308} {0.099} {1.881} {2.586} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC27_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.484} {0.000} {0.396} {} {2.364} {3.070} {} {8} {(560.40, 1114.50) (565.20, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN16_curr_state_1} {} {0.007} {0.000} {0.396} {0.293} {2.371} {3.077} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.251} {0.000} {0.280} {} {2.622} {3.328} {} {2} {(550.80, 1054.50) (548.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.002} {0.000} {0.280} {0.080} {2.625} {3.330} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.244} {0.000} {0.250} {} {2.869} {3.574} {} {4} {(502.80, 1051.50) (500.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.250} {0.168} {2.872} {3.578} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.326} {0.000} {0.434} {} {3.197} {3.903} {} {3} {(565.20, 1030.50) (572.40, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.434} {0.138} {3.201} {3.906} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.209} {0.000} {0.205} {} {3.409} {4.115} {} {1} {(610.80, 1033.50) (610.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.001} {0.000} {0.205} {0.029} {3.410} {4.116} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.344} {0.000} {0.447} {} {3.754} {4.459} {} {3} {(613.20, 1057.50) (613.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.447} {0.135} {3.758} {4.463} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.132} {0.000} {0.211} {} {3.890} {4.595} {} {1} {(834.00, 1090.50) (841.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.211} {0.029} {3.891} {4.596} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.488} {0.000} {0.624} {} {4.378} {5.084} {} {5} {(814.80, 1084.50) (814.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.005} {0.000} {0.624} {0.214} {4.383} {5.089} {} {} {} 
    INST {I0/LD/CTRL/U33} {A} {^} {Y} {v} {} {OAI21X1} {0.129} {0.000} {0.259} {} {4.512} {5.217} {} {1} {(766.80, 1111.50) (759.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n46} {} {0.001} {0.000} {0.259} {0.025} {4.512} {5.218} {} {} {} 
    INST {I0/LD/CTRL/U32} {A} {v} {Y} {v} {} {AND2X1} {0.225} {0.000} {0.099} {} {4.737} {5.443} {} {1} {(759.60, 1090.50) (766.80, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.000} {0.000} {0.099} {0.025} {4.737} {5.443} {} {} {} 
    INST {I0/LD/CTRL/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.110} {0.000} {0.217} {} {4.847} {5.553} {} {1} {(783.60, 1084.50) (783.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n94} {} {0.001} {0.000} {0.217} {0.024} {4.848} {5.554} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.706} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.706} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.233} {0.000} {0.964} {} {0.233} {-0.473} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.802} {0.000} {1.635} {5.528} {1.035} {0.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97

