|top_de2
vga_sync <= pre_vga_dac:inst.vga_sync
clock_50mhz => gen6mhz:inst1.clk50mhz
rst => vga:inst3.rst
rst => sr_if:inst2.rst
rst => depiece_simple:inst5.rst
vga_clk <= pre_vga_dac:inst.vga_clk
vga_blank <= pre_vga_dac:inst.vga_blank
vga_hsync <= vga:inst3.h_sync
vga_vsync <= vga:inst3.v_sync
vga_b[0] <= pre_vga_dac:inst.vga_b[0]
vga_b[1] <= pre_vga_dac:inst.vga_b[1]
vga_b[2] <= pre_vga_dac:inst.vga_b[2]
vga_b[3] <= pre_vga_dac:inst.vga_b[3]
vga_b[4] <= pre_vga_dac:inst.vga_b[4]
vga_b[5] <= pre_vga_dac:inst.vga_b[5]
vga_b[6] <= pre_vga_dac:inst.vga_b[6]
vga_b[7] <= pre_vga_dac:inst.vga_b[7]
vga_b[8] <= pre_vga_dac:inst.vga_b[8]
vga_b[9] <= pre_vga_dac:inst.vga_b[9]
vga_g[0] <= pre_vga_dac:inst.vga_g[0]
vga_g[1] <= pre_vga_dac:inst.vga_g[1]
vga_g[2] <= pre_vga_dac:inst.vga_g[2]
vga_g[3] <= pre_vga_dac:inst.vga_g[3]
vga_g[4] <= pre_vga_dac:inst.vga_g[4]
vga_g[5] <= pre_vga_dac:inst.vga_g[5]
vga_g[6] <= pre_vga_dac:inst.vga_g[6]
vga_g[7] <= pre_vga_dac:inst.vga_g[7]
vga_g[8] <= pre_vga_dac:inst.vga_g[8]
vga_g[9] <= pre_vga_dac:inst.vga_g[9]
vga_r[0] <= pre_vga_dac:inst.vga_r[0]
vga_r[1] <= pre_vga_dac:inst.vga_r[1]
vga_r[2] <= pre_vga_dac:inst.vga_r[2]
vga_r[3] <= pre_vga_dac:inst.vga_r[3]
vga_r[4] <= pre_vga_dac:inst.vga_r[4]
vga_r[5] <= pre_vga_dac:inst.vga_r[5]
vga_r[6] <= pre_vga_dac:inst.vga_r[6]
vga_r[7] <= pre_vga_dac:inst.vga_r[7]
vga_r[8] <= pre_vga_dac:inst.vga_r[8]
vga_r[9] <= pre_vga_dac:inst.vga_r[9]


|top_de2|pre_vga_dac:inst
clk => vga_clk.DATAIN
r => vga_r[9].DATAIN
r => vga_r[0].DATAIN
r => vga_r[1].DATAIN
r => vga_r[2].DATAIN
r => vga_r[3].DATAIN
r => vga_r[4].DATAIN
r => vga_r[5].DATAIN
r => vga_r[6].DATAIN
r => vga_r[7].DATAIN
r => vga_r[8].DATAIN
g => vga_g[9].DATAIN
g => vga_g[0].DATAIN
g => vga_g[1].DATAIN
g => vga_g[2].DATAIN
g => vga_g[3].DATAIN
g => vga_g[4].DATAIN
g => vga_g[5].DATAIN
g => vga_g[6].DATAIN
g => vga_g[7].DATAIN
g => vga_g[8].DATAIN
b => vga_b[9].DATAIN
b => vga_b[0].DATAIN
b => vga_b[1].DATAIN
b => vga_b[2].DATAIN
b => vga_b[3].DATAIN
b => vga_b[4].DATAIN
b => vga_b[5].DATAIN
b => vga_b[6].DATAIN
b => vga_b[7].DATAIN
b => vga_b[8].DATAIN
vga_sync <= <GND>
vga_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= <VCC>
vga_r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= b.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|gen6mhz:inst1
clk50mhz => count[0].CLK
clk50mhz => count[1].CLK
clk50mhz => count[2].CLK
clk6mhz <= count[2].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3
clk => vga_counter:counter.clk
clk => vga_sync:sync.clk
clk => vga_triggers:triggers.clk
clk => vga_read:read_and_output.clk
clk => vga_field_trans:field_translation.clk
clk => vga_field_trans_reset:field_translation_reset.clk
clk => vga_field_check:field_check.clk
clk => vga_np_trans:np_translation.clk
clk => vga_np_trans_reset:np_translation_reset.clk
clk => vga_np_check:np_check.clk
clk => vga_score_trans:score_translation.clk
clk => vga_score_check:score_check.clk
rst => vga_counter:counter.rst
rst => vga_sync:sync.rst
rst => vga_triggers:triggers.rst
rst => vga_read:read_and_output.rst
rst => vga_field_trans:field_translation.rst
rst => vga_field_trans_reset:field_translation_reset.rst
rst => vga_field_check:field_check.rst
rst => vga_np_trans:np_translation.rst
rst => vga_np_trans_reset:np_translation_reset.rst
rst => vga_np_check:np_check.rst
rst => vga_score_trans:score_translation.rst
rst => vga_score_check:score_check.rst
mem_addr[0] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
data => vga_read:read_and_output.data_in
h_sync <= vga_read:read_and_output.h_sync_out
v_sync <= vga_read:read_and_output.v_sync_out
red <= vga_read:read_and_output.red_out
green <= vga_read:read_and_output.green_out
blue <= vga_read:read_and_output.blue_out


|top_de2|vga:inst3|vga_counter:counter
clk => pos_y[0].CLK
clk => pos_y[1].CLK
clk => pos_y[2].CLK
clk => pos_y[3].CLK
clk => pos_y[4].CLK
clk => pos_y[5].CLK
clk => pos_y[6].CLK
clk => pos_y[7].CLK
clk => pos_y[8].CLK
clk => pos_y[9].CLK
clk => pos_x[0].CLK
clk => pos_x[1].CLK
clk => pos_x[2].CLK
clk => pos_x[3].CLK
clk => pos_x[4].CLK
clk => pos_x[5].CLK
clk => pos_x[6].CLK
clk => pos_x[7].CLK
rst => pos_y[0].ACLR
rst => pos_y[1].ACLR
rst => pos_y[2].ACLR
rst => pos_y[3].ACLR
rst => pos_y[4].ACLR
rst => pos_y[5].ACLR
rst => pos_y[6].ACLR
rst => pos_y[7].ACLR
rst => pos_y[8].ACLR
rst => pos_y[9].ACLR
rst => pos_x[0].ACLR
rst => pos_x[1].ACLR
rst => pos_x[2].ACLR
rst => pos_x[3].ACLR
rst => pos_x[4].ACLR
rst => pos_x[5].ACLR
rst => pos_x[6].ACLR
rst => pos_x[7].ACLR
pos_x_out[0] <= pos_x[0].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[1] <= pos_x[1].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[2] <= pos_x[2].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[3] <= pos_x[3].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[4] <= pos_x[4].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[5] <= pos_x[5].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[6] <= pos_x[6].DB_MAX_OUTPUT_PORT_TYPE
pos_x_out[7] <= pos_x[7].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[0] <= pos_y[0].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[1] <= pos_y[1].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[2] <= pos_y[2].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[3] <= pos_y[3].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[4] <= pos_y[4].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[5] <= pos_y[5].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[6] <= pos_y[6].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[7] <= pos_y[7].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[8] <= pos_y[8].DB_MAX_OUTPUT_PORT_TYPE
pos_y_out[9] <= pos_y[9].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_sync:sync
clk => v_sync_state.CLK
clk => h_sync_state.CLK
rst => v_sync_state.ACLR
rst => h_sync_state.ACLR
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
h_sync_out <= h_sync_state.DB_MAX_OUTPUT_PORT_TYPE
v_sync_out <= v_sync_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_triggers:triggers
clk => end_frame_state.CLK
clk => new_frame_state.CLK
clk => new_line_state.CLK
rst => end_frame_state.ACLR
rst => new_frame_state.ACLR
rst => new_line_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => Equal2.IN15
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => Equal2.IN14
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => Equal2.IN13
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => Equal2.IN12
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => Equal2.IN11
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => Equal2.IN10
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => Equal2.IN9
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => Equal2.IN8
pos_y_in[0] => Equal1.IN19
pos_y_in[0] => Equal3.IN19
pos_y_in[1] => Equal1.IN18
pos_y_in[1] => Equal3.IN18
pos_y_in[2] => Equal1.IN17
pos_y_in[2] => Equal3.IN17
pos_y_in[3] => Equal1.IN16
pos_y_in[3] => Equal3.IN16
pos_y_in[4] => Equal1.IN15
pos_y_in[4] => Equal3.IN15
pos_y_in[5] => Equal1.IN14
pos_y_in[5] => Equal3.IN14
pos_y_in[6] => Equal1.IN13
pos_y_in[6] => Equal3.IN13
pos_y_in[7] => Equal1.IN12
pos_y_in[7] => Equal3.IN12
pos_y_in[8] => Equal1.IN11
pos_y_in[8] => Equal3.IN11
pos_y_in[9] => Equal1.IN10
pos_y_in[9] => Equal3.IN10
new_line_out <= new_line_state.DB_MAX_OUTPUT_PORT_TYPE
new_frame_out <= new_frame_state.DB_MAX_OUTPUT_PORT_TYPE
end_frame_out <= end_frame_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_read:read_and_output
clk => v_sync_out~reg0.CLK
clk => h_sync_out~reg0.CLK
clk => blue_out~reg0.CLK
clk => green_out~reg0.CLK
clk => red_out~reg0.CLK
clk => in_score_buf.CLK
clk => in_np_buf.CLK
clk => in_field_buf.CLK
clk => v_sync_buf.CLK
clk => h_sync_buf.CLK
rst => v_sync_out~reg0.ACLR
rst => h_sync_out~reg0.ACLR
rst => blue_out~reg0.ACLR
rst => green_out~reg0.ACLR
rst => red_out~reg0.ACLR
rst => in_score_buf.ACLR
rst => in_np_buf.ACLR
rst => in_field_buf.ACLR
rst => v_sync_buf.ACLR
rst => h_sync_buf.ACLR
in_field_in => in_field_buf.DATAIN
in_np_in => in_np_buf.DATAIN
in_score_in => in_score_buf.DATAIN
data_in => red_next.DATAB
data_in => green_next.DATAB
h_sync_in => h_sync_buf.DATAIN
v_sync_in => v_sync_buf.DATAIN
h_sync_out <= h_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync_out <= v_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_field_trans:field_translation
clk => mem_addr_state[0].CLK
clk => mem_addr_state[1].CLK
clk => mem_addr_state[2].CLK
clk => mem_addr_state[3].CLK
clk => mem_addr_state[4].CLK
clk => mem_addr_state[5].CLK
clk => mem_addr_state[6].CLK
clk => mem_addr_state[7].CLK
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
rst => mem_addr_state[0].ACLR
rst => mem_addr_state[1].ACLR
rst => mem_addr_state[2].ACLR
rst => mem_addr_state[3].ACLR
rst => mem_addr_state[4].ACLR
rst => mem_addr_state[5].ACLR
rst => mem_addr_state[6].ACLR
rst => mem_addr_state[7].ACLR
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
mem_addr_reset_in[0] => mem_addr_new[0].DATAB
mem_addr_reset_in[1] => mem_addr_new[1].DATAB
mem_addr_reset_in[2] => mem_addr_new[2].DATAB
mem_addr_reset_in[3] => mem_addr_new[3].DATAB
mem_addr_reset_in[4] => mem_addr_new[4].DATAB
mem_addr_reset_in[5] => mem_addr_new[5].DATAB
mem_addr_reset_in[6] => mem_addr_new[6].DATAB
mem_addr_reset_in[7] => mem_addr_new[7].DATAB
mem_addr_out[0] <= mem_addr_state[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[1] <= mem_addr_state[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[2] <= mem_addr_state[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[3] <= mem_addr_state[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[4] <= mem_addr_state[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[5] <= mem_addr_state[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[6] <= mem_addr_state[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[7] <= mem_addr_state[7].DB_MAX_OUTPUT_PORT_TYPE
in_field_in => counter_new.OUTPUTSELECT
in_field_in => counter_new.OUTPUTSELECT
in_field_in => counter_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
in_field_in => mem_addr_new.OUTPUTSELECT
new_line_in => process_0.IN0
new_frame_in => process_0.IN1


|top_de2|vga:inst3|vga_field_trans_reset:field_translation_reset
clk => mem_addr_state[0].CLK
clk => mem_addr_state[1].CLK
clk => mem_addr_state[2].CLK
clk => mem_addr_state[3].CLK
clk => mem_addr_state[4].CLK
clk => mem_addr_state[5].CLK
clk => mem_addr_state[6].CLK
clk => mem_addr_state[7].CLK
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
clk => counter_state[3].CLK
clk => counter_state[4].CLK
rst => mem_addr_state[0].ACLR
rst => mem_addr_state[1].ACLR
rst => mem_addr_state[2].ACLR
rst => mem_addr_state[3].ACLR
rst => mem_addr_state[4].ACLR
rst => mem_addr_state[5].ACLR
rst => mem_addr_state[6].ACLR
rst => mem_addr_state[7].ACLR
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
rst => counter_state[3].ACLR
rst => counter_state[4].ACLR
mem_addr_reset_out[0] <= mem_addr_state[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[1] <= mem_addr_state[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[2] <= mem_addr_state[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[3] <= mem_addr_state[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[4] <= mem_addr_state[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[5] <= mem_addr_state[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[6] <= mem_addr_state[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[7] <= mem_addr_state[7].DB_MAX_OUTPUT_PORT_TYPE
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => mem_addr_new.OUTPUTSELECT
end_field_line_in => mem_addr_new.OUTPUTSELECT
end_field_line_in => mem_addr_new.OUTPUTSELECT
end_field_line_in => mem_addr_new.OUTPUTSELECT
end_field_line_in => mem_addr_new.OUTPUTSELECT
end_frame_in => counter_new[4].OUTPUTSELECT
end_frame_in => counter_new[3].OUTPUTSELECT
end_frame_in => counter_new[2].OUTPUTSELECT
end_frame_in => counter_new[1].OUTPUTSELECT
end_frame_in => counter_new[0].OUTPUTSELECT
end_frame_in => mem_addr_new[7].OUTPUTSELECT
end_frame_in => mem_addr_new[6].OUTPUTSELECT
end_frame_in => mem_addr_new[5].OUTPUTSELECT
end_frame_in => mem_addr_new[4].OUTPUTSELECT
end_frame_in => mem_addr_new[3].OUTPUTSELECT
end_frame_in => mem_addr_state[0].ENA
end_frame_in => mem_addr_state[2].ENA
end_frame_in => mem_addr_state[1].ENA


|top_de2|vga:inst3|vga_field_check:field_check
clk => end_field_line_state.CLK
clk => in_field_state.CLK
rst => end_field_line_state.ACLR
rst => in_field_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
in_field_out <= in_field_state.DB_MAX_OUTPUT_PORT_TYPE
end_field_line_out <= end_field_line_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_np_trans:np_translation
clk => mem_addr_state[0].CLK
clk => mem_addr_state[1].CLK
clk => mem_addr_state[2].CLK
clk => mem_addr_state[3].CLK
clk => mem_addr_state[4].CLK
clk => mem_addr_state[5].CLK
clk => mem_addr_state[6].CLK
clk => mem_addr_state[7].CLK
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
rst => mem_addr_state[0].ACLR
rst => mem_addr_state[1].ACLR
rst => mem_addr_state[2].ACLR
rst => mem_addr_state[3].ACLR
rst => mem_addr_state[4].ACLR
rst => mem_addr_state[5].ACLR
rst => mem_addr_state[6].ACLR
rst => mem_addr_state[7].ACLR
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
mem_addr_reset_in[0] => mem_addr_new[0].DATAB
mem_addr_reset_in[1] => mem_addr_new[1].DATAB
mem_addr_reset_in[2] => mem_addr_new[2].DATAB
mem_addr_reset_in[3] => mem_addr_new[3].DATAB
mem_addr_reset_in[4] => mem_addr_new[4].DATAB
mem_addr_reset_in[5] => mem_addr_new[5].DATAB
mem_addr_reset_in[6] => mem_addr_new[6].DATAB
mem_addr_reset_in[7] => mem_addr_new[7].DATAB
mem_addr_out[0] <= mem_addr_state[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[1] <= mem_addr_state[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[2] <= mem_addr_state[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[3] <= mem_addr_state[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[4] <= mem_addr_state[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[5] <= mem_addr_state[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[6] <= mem_addr_state[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[7] <= <VCC>
in_np_in => counter_new.OUTPUTSELECT
in_np_in => counter_new.OUTPUTSELECT
in_np_in => counter_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
in_np_in => mem_addr_new.OUTPUTSELECT
new_line_in => process_0.IN0
new_frame_in => process_0.IN1


|top_de2|vga:inst3|vga_np_trans_reset:np_translation_reset
clk => mem_addr_state[0].CLK
clk => mem_addr_state[1].CLK
clk => mem_addr_state[2].CLK
clk => mem_addr_state[3].CLK
clk => mem_addr_state[4].CLK
clk => mem_addr_state[5].CLK
clk => mem_addr_state[6].CLK
clk => mem_addr_state[7].CLK
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
clk => counter_state[3].CLK
clk => counter_state[4].CLK
rst => mem_addr_state[0].ACLR
rst => mem_addr_state[1].ACLR
rst => mem_addr_state[2].ACLR
rst => mem_addr_state[3].ACLR
rst => mem_addr_state[4].ACLR
rst => mem_addr_state[5].ACLR
rst => mem_addr_state[6].ACLR
rst => mem_addr_state[7].ACLR
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
rst => counter_state[3].ACLR
rst => counter_state[4].ACLR
mem_addr_reset_out[0] <= mem_addr_state[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[1] <= mem_addr_state[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[2] <= mem_addr_state[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[3] <= mem_addr_state[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[4] <= mem_addr_state[4].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[5] <= mem_addr_state[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[6] <= mem_addr_state[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_reset_out[7] <= mem_addr_state[7].DB_MAX_OUTPUT_PORT_TYPE
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => mem_addr_new.OUTPUTSELECT
end_np_line_in => mem_addr_new.OUTPUTSELECT
end_np_line_in => mem_addr_new.OUTPUTSELECT
end_np_line_in => mem_addr_new.OUTPUTSELECT
end_np_line_in => mem_addr_new.OUTPUTSELECT
end_np_line_in => mem_addr_new.OUTPUTSELECT
end_frame_in => counter_new[4].OUTPUTSELECT
end_frame_in => counter_new[3].OUTPUTSELECT
end_frame_in => counter_new[2].OUTPUTSELECT
end_frame_in => counter_new[1].OUTPUTSELECT
end_frame_in => counter_new[0].OUTPUTSELECT
end_frame_in => mem_addr_new[7].OUTPUTSELECT
end_frame_in => mem_addr_new[6].OUTPUTSELECT
end_frame_in => mem_addr_new[5].OUTPUTSELECT
end_frame_in => mem_addr_new[4].OUTPUTSELECT
end_frame_in => mem_addr_new[3].OUTPUTSELECT
end_frame_in => mem_addr_new[2].OUTPUTSELECT
end_frame_in => mem_addr_state[0].ENA
end_frame_in => mem_addr_state[1].ENA


|top_de2|vga:inst3|vga_np_check:np_check
clk => end_np_line_state.CLK
clk => in_np_state.CLK
rst => end_np_line_state.ACLR
rst => in_np_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
in_np_out <= in_np_state.DB_MAX_OUTPUT_PORT_TYPE
end_np_line_out <= end_np_line_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_score_trans:score_translation
clk => mem_addr_state[0].CLK
clk => mem_addr_state[1].CLK
clk => mem_addr_state[2].CLK
clk => mem_addr_state[3].CLK
clk => mem_addr_state[4].CLK
clk => mem_addr_state[5].CLK
clk => mem_addr_state[6].CLK
clk => mem_addr_state[7].CLK
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
clk => counter_state[3].CLK
clk => counter_state[4].CLK
rst => mem_addr_state[0].ACLR
rst => mem_addr_state[1].ACLR
rst => mem_addr_state[2].ACLR
rst => mem_addr_state[3].ACLR
rst => mem_addr_state[4].ACLR
rst => mem_addr_state[5].ACLR
rst => mem_addr_state[6].ACLR
rst => mem_addr_state[7].ACLR
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
rst => counter_state[3].ACLR
rst => counter_state[4].ACLR
mem_addr_out[0] <= mem_addr_state[0].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[1] <= mem_addr_state[1].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[2] <= mem_addr_state[2].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[3] <= mem_addr_state[3].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[4] <= <VCC>
mem_addr_out[5] <= mem_addr_state[5].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[6] <= mem_addr_state[6].DB_MAX_OUTPUT_PORT_TYPE
mem_addr_out[7] <= <VCC>
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_score_line_in => mem_addr_new.OUTPUTSELECT
end_frame_in => counter_new[4].OUTPUTSELECT
end_frame_in => counter_new[3].OUTPUTSELECT
end_frame_in => counter_new[2].OUTPUTSELECT
end_frame_in => counter_new[1].OUTPUTSELECT
end_frame_in => counter_new[0].OUTPUTSELECT
end_frame_in => mem_addr_new[7].OUTPUTSELECT
end_frame_in => mem_addr_new[6].OUTPUTSELECT
end_frame_in => mem_addr_new[5].OUTPUTSELECT
end_frame_in => mem_addr_new[4].OUTPUTSELECT
end_frame_in => mem_addr_new[3].OUTPUTSELECT
end_frame_in => mem_addr_new[2].OUTPUTSELECT
end_frame_in => mem_addr_new[1].OUTPUTSELECT
end_frame_in => mem_addr_new[0].OUTPUTSELECT


|top_de2|vga:inst3|vga_score_check:score_check
clk => end_score_line_state.CLK
clk => in_score_state.CLK
rst => end_score_line_state.ACLR
rst => in_score_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
in_score_out <= in_score_state.DB_MAX_OUTPUT_PORT_TYPE
end_score_line_out <= end_score_line_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2
clk => sr_tower:generate_tower:0:tower_mod.clk
clk => do2~reg0.CLK
clk => do1~reg0.CLK
clk => sr_tower:generate_tower:1:tower_mod.clk
clk => sr_tower:generate_tower:2:tower_mod.clk
clk => sr_tower:generate_tower:3:tower_mod.clk
clk => sr_tower:generate_tower:4:tower_mod.clk
rst => sr_tower:generate_tower:0:tower_mod.rst
rst => do2~reg0.ACLR
rst => do1~reg0.ACLR
rst => sr_tower:generate_tower:1:tower_mod.rst
rst => sr_tower:generate_tower:2:tower_mod.rst
rst => sr_tower:generate_tower:3:tower_mod.rst
rst => sr_tower:generate_tower:4:tower_mod.rst
di => sr_tower:generate_tower:0:tower_mod.di
di => sr_tower:generate_tower:1:tower_mod.di
di => sr_tower:generate_tower:2:tower_mod.di
di => sr_tower:generate_tower:3:tower_mod.di
di => sr_tower:generate_tower:4:tower_mod.di
do1 <= do1~reg0.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => demux5:demux5_we.di
addr1[0] => sr_tower:generate_tower:0:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:1:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:2:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:3:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:4:tower_mod.addr1[0]
addr1[1] => sr_tower:generate_tower:0:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:1:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:2:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:3:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:4:tower_mod.addr1[1]
addr1[2] => sr_tower:generate_tower:0:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:1:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:2:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:3:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:4:tower_mod.addr1[2]
addr1[3] => sr_tower:generate_tower:0:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:1:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:2:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:3:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:4:tower_mod.addr1[3]
addr1[4] => sr_tower:generate_tower:0:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:1:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:2:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:3:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:4:tower_mod.addr1[4]
addr1[5] => mux5:mux5_do1.s[0]
addr1[5] => demux5:demux5_we.s[0]
addr1[6] => mux5:mux5_do1.s[1]
addr1[6] => demux5:demux5_we.s[1]
addr1[7] => mux5:mux5_do1.s[2]
addr1[7] => demux5:demux5_we.s[2]
addr2[0] => sr_tower:generate_tower:0:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:1:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:2:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:3:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:4:tower_mod.addr2[0]
addr2[1] => sr_tower:generate_tower:0:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:1:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:2:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:3:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:4:tower_mod.addr2[1]
addr2[2] => sr_tower:generate_tower:0:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:1:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:2:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:3:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:4:tower_mod.addr2[2]
addr2[3] => sr_tower:generate_tower:0:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:1:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:2:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:3:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:4:tower_mod.addr2[3]
addr2[4] => sr_tower:generate_tower:0:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:1:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:2:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:3:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:4:tower_mod.addr2[4]
addr2[5] => mux5:mux5_do2.s[0]
addr2[6] => mux5:mux5_do2.s[1]
addr2[7] => mux5:mux5_do2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|mux5:mux5_do1
di[0] => Mux0.IN7
di[1] => Mux0.IN6
di[2] => Mux0.IN5
di[3] => Mux0.IN4
di[4] => Mux0.IN0
di[4] => Mux0.IN1
di[4] => Mux0.IN2
di[4] => Mux0.IN3
do <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[1] => Mux0.IN9
s[2] => Mux0.IN8


|top_de2|sr_if:inst2|mux5:mux5_do2
di[0] => Mux0.IN7
di[1] => Mux0.IN6
di[2] => Mux0.IN5
di[3] => Mux0.IN4
di[4] => Mux0.IN0
di[4] => Mux0.IN1
di[4] => Mux0.IN2
di[4] => Mux0.IN3
do <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[1] => Mux0.IN9
s[2] => Mux0.IN8


|top_de2|sr_if:inst2|demux5:demux5_we
di => do.DATAB
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= do.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[2] => do.OUTPUTSELECT
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8


|top_de2|depiece_simple:inst5
clk => write_state[0].CLK
clk => write_state[1].CLK
clk => write_state[2].CLK
clk => write_state[3].CLK
clk => write_state[4].CLK
rst => write_state[0].ACLR
rst => write_state[1].ACLR
rst => write_state[2].ACLR
rst => write_state[3].ACLR
rst => write_state[4].ACLR
mask[0] => ~NO_FANOUT~
mask[1] => ~NO_FANOUT~
mask[2] => ~NO_FANOUT~
mask[3] => ~NO_FANOUT~
mask[4] => ~NO_FANOUT~
mask[5] => ~NO_FANOUT~
mask[6] => ~NO_FANOUT~
mask[7] => ~NO_FANOUT~
mask_select[0] <= mask_select[0].DB_MAX_OUTPUT_PORT_TYPE
mask_select[1] <= mask_select[1].DB_MAX_OUTPUT_PORT_TYPE
draw_erase => ~NO_FANOUT~
ready <= comb.DB_MAX_OUTPUT_PORT_TYPE
start => ~NO_FANOUT~
write <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= <GND>
addr[6] <= <GND>
addr[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


