<stg><name>quad_frame_remapper_Pipeline_4</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i9 0, i9 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i9 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop:1 %exitcond1210 = icmp_eq  i9 %p_load, i9 360

]]></Node>
<StgValue><ssdm name="exitcond1210"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop:2 %empty_30 = add i9 %p_load, i9 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:3 %br_ln0 = br i1 %exitcond1210, void %memset.loop.split, void %for.inc.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="9">
<![CDATA[
memset.loop.split:0 %p_cast4 = zext i9 %p_load

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:3 %line_buf_out_addr_2 = getelementptr i128 %line_buf_out, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="line_buf_out_addr_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="128" op_3_bw="16">
<![CDATA[
memset.loop.split:4 %store_ln0 = store void @_ssdm_op_Write.bram.i128, i9 %line_buf_out_addr_2, i128 0, i16 65535

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:5 %store_ln0 = store i9 %empty_30, i9 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:6 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
for.inc.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="line_buf_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buf_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="empty" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="line_buf_out" to="specbramwithbyteenable_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="33" from="StgValue_32" to="store_ln0" fromId="32" toId="6">
</dataflow>
<dataflow id="34" from="empty" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="35" from="empty" to="p_load" fromId="4" toId="8">
</dataflow>
<dataflow id="36" from="p_load" to="exitcond1210" fromId="8" toId="9">
</dataflow>
<dataflow id="38" from="StgValue_37" to="exitcond1210" fromId="37" toId="9">
</dataflow>
<dataflow id="39" from="p_load" to="empty_30" fromId="8" toId="10">
</dataflow>
<dataflow id="41" from="StgValue_40" to="empty_30" fromId="40" toId="10">
</dataflow>
<dataflow id="42" from="exitcond1210" to="br_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="43" from="p_load" to="p_cast4" fromId="8" toId="12">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="50" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="53" from="empty_0" to="specpipeline_ln0" fromId="52" toId="13">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="54" toId="14">
</dataflow>
<dataflow id="57" from="StgValue_56" to="speclooptripcount_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_56" to="speclooptripcount_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="59" from="StgValue_56" to="speclooptripcount_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="60" from="line_buf_out" to="line_buf_out_addr_2" fromId="26" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_61" to="line_buf_out_addr_2" fromId="61" toId="15">
</dataflow>
<dataflow id="63" from="p_cast4" to="line_buf_out_addr_2" fromId="12" toId="15">
</dataflow>
<dataflow id="65" from="_ssdm_op_Write.bram.i128" to="store_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="line_buf_out_addr_2" to="store_ln0" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="71" from="empty_30" to="store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="72" from="empty" to="store_ln0" fromId="4" toId="17">
</dataflow>
<dataflow id="73" from="exitcond1210" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
