// fp_cmp_bias.v

// Generated using ACDS version 18.1 222

`timescale 1 ps / 1 ps
module fp_cmp_bias (
		input  wire        clk,    //    clk.clk
		input  wire        areset, // areset.reset
		input  wire [31:0] a,      //      a.a
		input  wire [31:0] b,      //      b.b
		output wire [0:0]  q       //      q.q
	);

    reg                 q_r;
    wire                q_o;

    always @ (posedge clk) begin 
        q_r <= q_o;
    end

    assign q = q_r;
    
	fp_cmp_bias_altera_fp_functions_181_q6xvjdi fp_functions_0 (
		.clk    (clk),    //   input,   width = 1,    clk.clk
		.areset (areset), //   input,   width = 1, areset.reset
		.a      (a),      //   input,  width = 32,      a.a
		.b      (b),      //   input,  width = 32,      b.b
		.q      (q_o)       //  output,   width = 1,      q.q
	);

endmodule
