[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F27K40 ]
[d frameptr 4065 ]
"11 C:\Users\bsechi\Desktop\mcu\tp\disco\bsp\uart1/src/uart1_init.c
[v _uart1_init uart1_init `(v  1 e 1 0 ]
"10 C:\Users\bsechi\Desktop\mcu\tp\disco\bsp\uart1\test/main.c
[v _isr_low isr_low `IIL(v  1 e 1 0 ]
"15
[v _main main `(v  1 e 1 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"3243 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f27k40.h
[v _RX1PPS RX1PPS `VEuc  1 e 1 @3765 ]
"6938
[v _RC6PPS RC6PPS `VEuc  1 e 1 @3837 ]
[s S104 . 1 `uc 1 ANSELC0 1 0 :1:0 
`uc 1 ANSELC1 1 0 :1:1 
`uc 1 ANSELC2 1 0 :1:2 
`uc 1 ANSELC3 1 0 :1:3 
`uc 1 ANSELC4 1 0 :1:4 
`uc 1 ANSELC5 1 0 :1:5 
`uc 1 ANSELC6 1 0 :1:6 
`uc 1 ANSELC7 1 0 :1:7 
]
"8469
[u S113 . 1 `S104 1 . 1 0 ]
[v _ANSELCbits ANSELCbits `VES113  1 e 1 @3873 ]
"17290
[v _SP1BRG SP1BRG `VEus  1 e 2 @3995 ]
"17335
[v _SP1BRGH SP1BRGH `VEuc  1 e 1 @3996 ]
[s S62 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"17487
[s S71 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S74 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S77 . 1 `uc 1 RCD8 1 0 :1:0 
]
[u S79 . 1 `S62 1 . 1 0 `S71 1 . 1 0 `S74 1 . 1 0 `S77 1 . 1 0 ]
[v _RCSTA1bits RCSTA1bits `VES79  1 e 1 @3997 ]
[s S29 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"17576
[s S38 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[s S41 . 1 `uc 1 TXD8 1 0 :1:0 
]
[u S43 . 1 `S29 1 . 1 0 `S38 1 . 1 0 `S41 1 . 1 0 ]
[v _TX1STAbits TX1STAbits `VES43  1 e 1 @3998 ]
[s S125 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"17915
[s S134 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S136 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S139 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S142 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S145 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S148 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S151 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S154 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S157 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP 1 0 :1:4 
]
[s S160 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S163 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[u S166 . 1 `S125 1 . 1 0 `S134 1 . 1 0 `S136 1 . 1 0 `S139 1 . 1 0 `S142 1 . 1 0 `S145 1 . 1 0 `S148 1 . 1 0 `S151 1 . 1 0 `S154 1 . 1 0 `S157 1 . 1 0 `S160 1 . 1 0 `S163 1 . 1 0 ]
[v _BAUDCON1bits BAUDCON1bits `VES166  1 e 1 @3999 ]
"15 C:\Users\bsechi\Desktop\mcu\tp\disco\bsp\uart1\test/main.c
[v _main main `(v  1 e 1 0 ]
{
"22
} 0
"11 C:\Users\bsechi\Desktop\mcu\tp\disco\bsp\uart1/src/uart1_init.c
[v _uart1_init uart1_init `(v  1 e 1 0 ]
{
"32
[v uart1_init@baud_rate_calc baud_rate_calc `uc  1 a 1 25 ]
"11
[v uart1_init@bdrate bdrate `ul  1 p 4 21 ]
"35
} 0
"10 C:\Users\bsechi\Desktop\mcu\tp\disco\bsp\uart1\test/main.c
[v _isr_low isr_low `IIL(v  1 e 1 0 ]
{
"13
} 0
