/*
 * Copyright (c) 2017 Trail of Bits, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "InstructionLifter.h"

#include "remill/Arch/Instruction.h"
#include "remill/Arch/Name.h"
#include "remill/BC/HelperMacro.h"
#include "remill/BC/InstructionLifter.h"

#include <cstdint>
#include <type_traits>

extern remill::ArchName TARGET_ELF_ARCH;

namespace remill {

namespace {

// Try to find the function that implements this semantics.
llvm::Function *GetInstructionFunction(llvm::Module *module, std::string_view function) {
  std::stringstream ss;
  ss << "ISEL_" << function;
  auto isel_name = ss.str();

  auto isel = FindGlobaVariable(module, isel_name);
  if (!isel) {
    return nullptr;  // Falls back on `UNIMPLEMENTED_INSTRUCTION`.
  }

  if (!isel->isConstant() || !isel->hasInitializer()) {
    LOG(FATAL) << "Expected a `constexpr` variable as the function pointer for "
               << "instruction semantic function " << function << ": " << LLVMThingToString(isel);
  }

  auto sem = isel->getInitializer()->stripPointerCasts();
  return llvm::dyn_cast_or_null<llvm::Function>(sem);
}

}  // namespace


/*
  AArch64 register methods.
*/
std::unordered_map<llvm::Value *, uint64_t> Sema_func_vma_map = {};

// get ERC from the register name.
std::pair<EcvReg, ERC> EcvReg::GetRegInfo(const std::string &_reg_name) {
  if (kArchAArch64LittleEndian == TARGET_ELF_ARCH) {
    auto c0 = _reg_name[0];
    auto c1 = _reg_name[1];
    // vector type register (e.g. 16B8, 4S20, 2DF30)
    if (std::isdigit(c0)) {
      ERC res_ecv_reg_class;
      uint32_t reg_kind_str_off = std::isdigit(c1) ? 2 : 1;
      auto corr_val = c0 - '0';
      uint32_t reg_num;
      if ('F' == _reg_name[reg_kind_str_off + 1]) /* e.g. 4SF, 2DF */ {
        // float vector
        res_ecv_reg_class =
            static_cast<ERC>('V' + _reg_name[reg_kind_str_off] + 'F' - 'A' + corr_val);
        reg_num = static_cast<uint32_t>(std::stoi(_reg_name.substr(reg_kind_str_off + 2)));
      }
      // integer vector
      else {
        res_ecv_reg_class = static_cast<ERC>('V' + _reg_name[reg_kind_str_off] - 'A' + corr_val);
        reg_num = static_cast<uint32_t>(std::stoi(_reg_name.substr(reg_kind_str_off + 1)));
      }
      return std::make_pair(EcvReg(RegKind::Vector, reg_num), res_ecv_reg_class);
    }
    // general register
    else if (std::isdigit(c1)) {
      auto res_ecv_reg_class = static_cast<ERC>(c0 - 'A');
      return std::make_pair(
          EcvReg((ERC::RegW == res_ecv_reg_class || ERC::RegX == res_ecv_reg_class)
                     ? RegKind::General
                     : RegKind::Vector,
                 static_cast<uint32_t>(std::stoi(_reg_name.substr(1)))),
          res_ecv_reg_class);
    }
    // system register
    else {
      if ("SP" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, SP_ORDER), ERC::RegX);
      } else if ("PC" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, PC_ORDER), ERC::RegX);
      } else if ("STATE" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, STATE_ORDER), ERC::RegP);
      } else if ("RUNTIME" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, RUNTIME_ORDER), ERC::RegP);
      } else if ("BRANCH_TAKEN" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, BRANCH_TAKEN_ORDER), ERC::RegX);
      } else if ("ECV_NZCV" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, ECV_NZCV_ORDER), ERC::RegX);
      } else if ("IGNORE_WRITE_TO_WZR" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, IGNORE_WRITE_TO_WZR_ORDER), ERC::RegW);
      } else if ("IGNORE_WRITE_TO_XZR" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, IGNORE_WRITE_TO_XZR_ORDER), ERC::RegX);
      } else if ("MONITOR" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, MONITOR_ORDER), ERC::RegX);
      } else if ("WZR" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, WZR_ORDER), ERC::RegW);
      } else if ("XZR" == _reg_name) {
        return std::make_pair(EcvReg(RegKind::Special, XZR_ORDER), ERC::RegX);
      }
    }

    LOG(FATAL) << "Unexpected register name at GetRegInfo. reg_name: " << _reg_name;
  } else if (kArchAMD64 == TARGET_ELF_ARCH) {
    if ("RAX" == _reg_name) {
      return {EcvReg(RegKind::General, 0), ERC::RegX};
    } else if ("EAX" == _reg_name) {
      return {EcvReg(RegKind::General, 0), ERC::RegW};
    } else if ("AX" == _reg_name) {
      return {EcvReg(RegKind::General, 0), ERC::RegH};
    } else if ("AL" == _reg_name) {
      return {EcvReg(RegKind::General, 0), ERC::RegB};
    } else if ("RCX" == _reg_name) {
      return {EcvReg(RegKind::General, 1), ERC::RegX};
    } else if ("ECX" == _reg_name) {
      return {EcvReg(RegKind::General, 1), ERC::RegW};
    } else if ("CL" == _reg_name) {
      return {EcvReg(RegKind::General, 1), ERC::RegB};
    } else if ("RDX" == _reg_name) {
      return {EcvReg(RegKind::General, 2), ERC::RegX};
    } else if ("DL" == _reg_name) {
      return {EcvReg(RegKind::General, 2), ERC::RegB};
    } else if ("EDX" == _reg_name) {
      return {EcvReg(RegKind::General, 2), ERC::RegW};
    } else if ("RBX" == _reg_name) {
      return {EcvReg(RegKind::General, 3), ERC::RegX};
    } else if ("EBX" == _reg_name) {
      return {EcvReg(RegKind::General, 3), ERC::RegW};
    } else if ("BL" == _reg_name) {
      return {EcvReg(RegKind::General, 3), ERC::RegB};
    } else if ("RSP" == _reg_name) {
      return {EcvReg(RegKind::General, 4), ERC::RegX};
    } else if ("RBP" == _reg_name) {
      return {EcvReg(RegKind::General, 5), ERC::RegX};
    } else if ("RSI" == _reg_name) {
      return {EcvReg(RegKind::General, 6), ERC::RegX};
    } else if ("ESI" == _reg_name) {
      return {EcvReg(RegKind::General, 6), ERC::RegW};
    } else if ("RDI" == _reg_name) {
      return {EcvReg(RegKind::General, 7), ERC::RegX};
    } else if ("EDI" == _reg_name) {
      return {EcvReg(RegKind::General, 7), ERC::RegW};
    } else if ("R8" == _reg_name) {
      return {EcvReg(RegKind::General, 8), ERC::RegX};
    } else if ("RIP" == _reg_name) {
      return {EcvReg(RegKind::Special, RIP_ORDER), ERC::RegX};
    } else if ("BRANCH_TAKEN" == _reg_name) {
      return {EcvReg(RegKind::Special, BRANCH_TAKEN_ORDER), ERC::RegX};
    } else if ("STATE" == _reg_name) {
      return {EcvReg(RegKind::Special, STATE_ORDER), ERC::RegP};
    } else if ("RUNTIME" == _reg_name) {
      return {EcvReg(RegKind::Special, RUNTIME_ORDER), ERC::RegP};
    } else if ("CSBASE" == _reg_name) {
      return {EcvReg(RegKind::Special, CSBASE_ORDER), ERC::RegX};
    } else if ("SSBASE" == _reg_name) {
      return {EcvReg(RegKind::Special, SSBASE_ORDER), ERC::RegX};
    } else if ("ESBASE" == _reg_name) {
      return {EcvReg(RegKind::Special, ESBASE_ORDER), ERC::RegX};
    } else if ("DSBASE" == _reg_name) {
      return {EcvReg(RegKind::Special, DSBASE_ORDER), ERC::RegX};
    } else if ("RETURN_PC" == _reg_name) {
      return {EcvReg(RegKind::Special, RETURN_PC_ORDER), ERC::RegX};
    } else if("NEXT_PC" == _reg_name) {
      return {EcvReg(RegKind::Special, NEXT_PC_ORDER), ERC::RegX};
    } else {
      LOG(FATAL) << "Unsupported x86-64 register: " << _reg_name;
    }
  }
  std::terminate();
}

/*
  static map between `ERC` and `register name`
*/
class amd64_er_hash1 {
 public:
  std::size_t operator()(const std::pair<uint32_t, ERC> &key) const {
    return std::hash<uint32_t>()(key.first) ^
           std::hash<uint32_t>()(std::underlying_type<ERC>::type(key.second) + 10000);
  }
};

static std::unordered_map<ERC, std::string> AArch64EcvRegClassRegNameMap = {
    {ERC::RegW, "W"},   {ERC::RegX, "X"},     {ERC::RegB, "B"},   {ERC::RegH, "H"},
    {ERC::RegS, "S"},   {ERC::RegD, "D"},     {ERC::Reg8B, "8B"}, {ERC::Reg16B, "16B"},
    {ERC::Reg4H, "4H"}, {ERC::Reg8H, "8H"},   {ERC::Reg2S, "2S"}, {ERC::Reg2SF, "2SF"},
    {ERC::Reg4S, "4S"}, {ERC::Reg4SF, "4SF"}, {ERC::Reg1D, "1D"}, {ERC::Reg1DF, "1DF"},
    {ERC::Reg2D, "2D"}, {ERC::Reg2DF, "2DF"}, {ERC::RegQ, "Q"},   {ERC::RegV, "V"}};

static std::unordered_map<std::pair<uint32_t, ERC>, std::string, amd64_er_hash1>
    AMD64EcvRegClassRegNameMap = {
        {{0, ERC::RegX}, "RAX"},  {{1, ERC::RegX}, "RCX"},  {{2, ERC::RegX}, "RDX"},
        {{3, ERC::RegX}, "RBX"},  {{4, ERC::RegX}, "RSP"},  {{5, ERC::RegX}, "RBP"},
        {{6, ERC::RegX}, "RSI"},  {{7, ERC::RegX}, "RDI"},  {{8, ERC::RegX}, "R8"},
        {{9, ERC::RegX}, "R9"},   {{10, ERC::RegX}, "R10"}, {{11, ERC::RegX}, "R11"},
        {{12, ERC::RegX}, "R12"}, {{13, ERC::RegX}, "R13"}, {{14, ERC::RegX}, "R14"},
        {{15, ERC::RegX}, "R15"}};

std::string EcvReg::GetWideRegName() const {
  if (kArchAArch64LittleEndian == TARGET_ELF_ARCH) {
    if (number <= 31) {
      std::string reg_name;
      switch (reg_kind) {
        case RegKind::General: reg_name = "X"; break;
        case RegKind::Vector: reg_name = "V"; break;
        case RegKind::Special:
        default: LOG(FATAL) << "[Bug]: number must be 31 or less at GetWideRegName."; break;
      }
      reg_name += std::to_string(number);
      return reg_name;
    } else if (SP_ORDER == number) {
      return "SP";
    } else if (PC_ORDER == number) {
      return "PC";
    } else if (STATE_ORDER == number) {
      return "STATE";
    } else if (RUNTIME_ORDER == number) {
      return "RUNTIME";
    } else if (BRANCH_TAKEN_ORDER == number) {
      return "BRANCH_TAKEN";
    } else if (ECV_NZCV_ORDER == number) {
      return "ECV_NZCV";
    } else if (IGNORE_WRITE_TO_WZR_ORDER == number) {
      return "IGNORE_WRITE_TO_WZR";
    } else if (IGNORE_WRITE_TO_XZR_ORDER == number) {
      return "IGNORE_WRITE_TO_XZR";
    } else if (MONITOR_ORDER == number) {
      return "MONITOR";
    } else if (WZR_ORDER == number) {
      return "WZR";
    } else if (XZR_ORDER == number) {
      return "XZR";
    } else {
      LOG(FATAL) << "[Bug]: Reach the unreachable code at EcvReg::GetWideRegName.";
    }
  } else if (kArchAMD64 == TARGET_ELF_ARCH) {
    if (0 == number) {
      return "RAX";
    } else if (1 == number) {
      return "RCX";
    } else if (2 == number) {
      return "RDX";
    } else if (3 == number) {
      return "RBX";
    } else if (4 == number) {
      return "RSP";
    } else if (5 == number) {
      return "RBP";
    } else if (6 == number) {
      return "RSI";
    } else if (7 == number) {
      return "RDI";
    } else if (8 == number) {
      return "R8";
    } else if (SP_ORDER == number) {
      return "RSP";
    } else if (RIP_ORDER == number) {
      return "RIP";
    } else if (CSBASE_ORDER == number) {
      return "CSBASE";
    } else if (SSBASE_ORDER == number) {
      return "SSBASE";
    } else if (ESBASE_ORDER == number) {
      return "ESBASE";
    } else if (DSBASE_ORDER == number) {
      return "DSBASE";
    } else if (BRANCH_TAKEN_ORDER == number) {
      return "BRANCH_TAKEN";
    } else if (RETURN_PC_ORDER == number) {
      return "RETURN_PC";
    } else if (NEXT_PC_ORDER == number) {
      return "NEXT_PC";
    } else {
      LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
    }
  }
  std::terminate();
}

std::string EcvReg::GetRegName(ERC ecv_reg_class) const {
  if (kArchAArch64LittleEndian == TARGET_ELF_ARCH) {
    // General or Vector register.
    if (number <= 31) {
      auto reg_name = AArch64EcvRegClassRegNameMap[ecv_reg_class];
      reg_name += std::to_string(number);
      return reg_name;
    }
    // RegKind::Special register.
    else if (SP_ORDER == number) {
      return "SP";
    } else if (PC_ORDER == number) {
      return "PC";
    } else if (STATE_ORDER == number) {
      return "STATE";
    } else if (RUNTIME_ORDER == number) {
      return "RUNTIME";
    } else if (BRANCH_TAKEN_ORDER == number) {
      return "BRANCH_TAKEN";
    } else if (ECV_NZCV_ORDER == number) {
      return "ECV_NZCV";
    } else if (IGNORE_WRITE_TO_WZR_ORDER == number) {
      return "IGNORE_WRITE_TO_WZR";
    } else if (IGNORE_WRITE_TO_XZR_ORDER == number) {
      return "IGNORE_WRITE_TO_XZR";
    } else if (MONITOR_ORDER == number) {
      return "MONITOR";
    } else if (WZR_ORDER == number) {
      return "WZR";
    } else if (XZR_ORDER == number) {
      return "XZR";
    }

    LOG(FATAL) << "[Bug]: Reach the unreachable code at EcvReg::GetRegName.";
  } else if (kArchAMD64 == TARGET_ELF_ARCH) {
    if (0 == number) {
      switch (ecv_reg_class) {
        case ERC::RegW: return "EAX"; break;
        case ERC::RegX: return "RAX"; break;
        case ERC::RegB: return "AL"; break;
        case ERC::RegH: return "AX"; break;
        default: LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
      }
    } else if (1 == number) {
      switch (ecv_reg_class) {
        case ERC::RegW: return "ECX"; break;
        case ERC::RegX: return "RCX"; break;
        case ERC::RegB: return "CL"; break;
        case ERC::RegH: return "CX"; break;
        default: LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
      }
    } else if (2 == number) {
      switch (ecv_reg_class) {
        case ERC::RegW: return "EDX"; break;
        case ERC::RegX: return "RDX"; break;
        case ERC::RegB: return "DL"; break;
        case ERC::RegH: return "DX"; break;
        default: LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
      }
    } else if (3 == number) {
      switch (ecv_reg_class) {
        case ERC::RegX: return "RBX"; break;
        case ERC::RegW: return "EBX"; break;
        case ERC::RegB: return "BL"; break;
        default: LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
      }
    } else if (4 == number) {
      return "RSP";
    } else if (5 == number) {
      return "RBP";
    } else if (6 == number) {
      switch (ecv_reg_class) {
        case ERC::RegX: return "RSI"; break;
        case ERC::RegW: return "ESI"; break;
        default: LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
      }
    } else if (7 == number) {
      return "RDI";
    } else if (8 == number) {
      return "R8";
    } else if (SP_ORDER == number) {
      return "RSP";
    } else if (RIP_ORDER == number) {
      return "RIP";
    } else if (CSBASE_ORDER == number) {
      return "CSBASE";
    } else if (SSBASE_ORDER == number) {
      return "SSBASE";
    } else if (ESBASE_ORDER == number) {
      return "ESBASE";
    } else if (DSBASE_ORDER == number) {
      return "DSBASE";
    } else if (BRANCH_TAKEN_ORDER == number) {
      return "BRANCH_TAKEN";
    } else if (RETURN_PC_ORDER == number) {
      return "RETURN_PC";
    } else if (NEXT_PC_ORDER == number) {
      return "NEXT_PC";
    } else {
      LOG(FATAL) << "Unsupported x86-64 register. number: " << number;
    }
  }
  return "";
}

bool EcvReg::CheckPassedArgsRegs() const {
  return (0 <= number && number <= 8) || SP_ORDER == number;
}

bool EcvReg::CheckPassedReturnRegs() const {
  return (0 <= number && number <= 1) || SP_ORDER == number;
}

std::string ERC2str(ERC ecv_reg_class) {
  switch (ecv_reg_class) {
    case ERC::RegW: return "RegW"; break;
    case ERC::RegX: return "RegX"; break;
    case ERC::RegB: return "RegB"; break;
    case ERC::RegH: return "RegH"; break;
    case ERC::RegS: return "RegS"; break;
    case ERC::RegD: return "RegD"; break;
    case ERC::RegQ: return "RegQ"; break;
    case ERC::RegV: return "RegV"; break;
    case ERC::Reg8B: return "Reg8B"; break;
    case ERC::Reg16B: return "Reg16B"; break;
    case ERC::Reg4H: return "Reg4H"; break;
    case ERC::Reg8H: return "Reg8H"; break;
    case ERC::Reg2S: return "Reg2S"; break;
    case ERC::Reg2SF: return "Reg2SF"; break;
    case ERC::Reg4S: return "Reg4S"; break;
    case ERC::Reg4SF: return "Reg4SF"; break;
    case ERC::Reg1D: return "Reg1D"; break;
    case ERC::Reg1DF: return "Reg1DF"; break;
    case ERC::Reg2D: return "Reg2D"; break;
    case ERC::Reg2DF: return "Reg2DF"; break;
    case ERC::RegP: return "RegP"; break;
    case ERC::RegNULL: return "RegNULL"; break;
    default: break;
  }
}

uint64_t ERCSize(ERC ecv_reg_class) {
  switch (ecv_reg_class) {
    case ERC::RegB: return 8;
    case ERC::RegH: return 16;
    case ERC::RegW:
    case ERC::RegS: return 32;
    case ERC::RegX:
    case ERC::RegP:
    case ERC::RegD:
    case ERC::Reg8B:
    case ERC::Reg4H:
    case ERC::Reg2S:
    case ERC::Reg2SF:
    case ERC::Reg1D:
    case ERC::Reg1DF: return 64;
    case ERC::RegQ:
    case ERC::RegV:
    case ERC::Reg16B:
    case ERC::Reg8H:
    case ERC::Reg4S:
    case ERC::Reg4SF:
    case ERC::Reg2D:
    case ERC::Reg2DF: return 128;
    default:
      LOG(FATAL) << "Unexpected reg class: "
                 << static_cast<std::underlying_type<ERC>::type>(ecv_reg_class);
  }
}

BBRegInfoNode::BBRegInfoNode(llvm::Function *func, llvm::Value *state_val,
                             llvm::Value *runtime_val) {
  for (auto &arg : func->args()) {
    if (arg.getName().str() == "state") {
      r_fresh_inst_mp.insert(
          {EcvReg(RegKind::Special, STATE_ORDER), std::make_tuple(ERC::RegP, state_val, 0, false)});
    } else if (arg.getName().str() == "runtime_manager") {
      r_fresh_inst_mp.insert({EcvReg(RegKind::Special, RUNTIME_ORDER),
                              std::make_tuple(ERC::RegP, runtime_val, 0, false)});
    }
  }
  CHECK(r_fresh_inst_mp.size() == 2)
      << "[Bug] BBRegInfoNode cannot be initialized with invalid r_fresh_inst_mp.";
}

void BBRegInfoNode::join_reg_info_node(BBRegInfoNode *child) {
  // Join bb_ld_r_mp
  for (auto [_ecv_reg, _ecv_reg_class] : child->bb_ld_r_mp) {
    if (!bb_str_r_mp.contains(_ecv_reg)) {
      bb_ld_r_mp.insert({_ecv_reg, _ecv_reg_class});
    }
  }
  // Join bb_str_r_mp
  for (auto [_ecv_reg, _ecv_reg_class] : child->bb_str_r_mp) {
    bb_str_r_mp.insert_or_assign(_ecv_reg, _ecv_reg_class);
  }
  // Join r_fresh_inst_mp
  for (auto [_ecv_reg, reg_inst_value] : child->r_fresh_inst_mp) {
    if (!r_fresh_inst_mp.contains(_ecv_reg)) {
      r_fresh_inst_mp.insert({_ecv_reg, reg_inst_value});
    } else if (child->bb_str_r_mp.contains(_ecv_reg) ||
               ERCSize(std::get<ERC>(r_fresh_inst_mp.at(_ecv_reg))) <=
                   ERCSize(std::get<ERC>(reg_inst_value))) {
      r_fresh_inst_mp.insert_or_assign(_ecv_reg, reg_inst_value);
    }
  }
  // Join sema_call_written_reg_map
  for (auto key_value : child->sema_call_written_reg_map) {
    sema_call_written_reg_map.insert(key_value);
  }
  // Join sema_func_args_reg_map
  for (auto key_value : child->sema_func_args_reg_map) {
    sema_func_args_reg_map.insert(key_value);
  }
  // Join sema_func_pc_map
  for (auto key_value : child->sema_func_pc_map) {
    sema_func_pc_map.insert(key_value);
  }
}

InstructionLifter::Impl::Impl(const Arch *arch_, const IntrinsicTable *intrinsics_)
    : arch(arch_),
      intrinsics(intrinsics_),
      word_type(remill::NthArgument(intrinsics->async_hyper_call, remill::kPCArgNum)->getType()),
      runtime_ptr_type(
          remill::NthArgument(intrinsics->async_hyper_call, remill::kRuntimePointerArgNum)
              ->getType()),
      module(intrinsics->async_hyper_call->getParent()),
      invalid_instruction(GetInstructionFunction(module, kInvalidInstructionISelName)),
      unsupported_instruction(GetInstructionFunction(module, kUnsupportedInstructionISelName)) {

  CHECK(invalid_instruction != nullptr) << kInvalidInstructionISelName << " doesn't exist";

  CHECK(unsupported_instruction != nullptr) << kUnsupportedInstructionISelName << " doesn't exist";
}

InstructionLifter::~InstructionLifter(void) {}

InstructionLifter::InstructionLifter(const Arch *arch_, const IntrinsicTable *intrinsics_)
    : impl(new Impl(arch_, intrinsics_)),
      debug_memory_value_change_name("debug_memory_value_change"),
      debug_insn_name("debug_insn") {}

// Lift a single instruction into a basic block. `is_delayed` signifies that
// this instruction will execute within the delay slot of another instruction.
LiftStatus InstructionLifterIntf::LiftIntoBlock(Instruction &inst, llvm::BasicBlock *block,
                                                BBRegInfoNode *bb_reg_info_node, bool is_delayed) {
  return LiftIntoBlock(inst, block, NthArgument(block->getParent(), kStatePointerArgNum),
                       bb_reg_info_node, is_delayed);
}

llvm::Type *get_llvm_type(llvm::LLVMContext &context, ERC ecv_reg_class) {
  switch (ecv_reg_class) {
    case ERC::RegW: return llvm::Type::getInt32Ty(context);
    case ERC::RegX: return llvm::Type::getInt64Ty(context);
    case ERC::RegB: return llvm::Type::getInt8Ty(context);
    case ERC::RegH: return llvm::Type::getInt16Ty(context);
    case ERC::RegS: return llvm::Type::getFloatTy(context);
    case ERC::RegD: return llvm::Type::getDoubleTy(context);
    case ERC::RegQ: return llvm::Type::getInt128Ty(context);
    case ERC::RegV: return llvm::VectorType::get(llvm::Type::getInt128Ty(context), 1, false);
    case ERC::Reg8B: return llvm::VectorType::get(llvm::Type::getInt8Ty(context), 8, false);
    case ERC::Reg16B: return llvm::VectorType::get(llvm::Type::getInt8Ty(context), 16, false);
    case ERC::Reg4H: return llvm::VectorType::get(llvm::Type::getInt16Ty(context), 4, false);
    case ERC::Reg8H: return llvm::VectorType::get(llvm::Type::getInt16Ty(context), 8, false);
    case ERC::Reg2S: return llvm::VectorType::get(llvm::Type::getInt32Ty(context), 2, false);
    case ERC::Reg2SF: return llvm::VectorType::get(llvm::Type::getFloatTy(context), 2, false);
    case ERC::Reg4S: return llvm::VectorType::get(llvm::Type::getInt32Ty(context), 4, false);
    case ERC::Reg4SF: return llvm::VectorType::get(llvm::Type::getFloatTy(context), 4, false);
    case ERC::Reg1D: return llvm::VectorType::get(llvm::Type::getInt64Ty(context), 1, false);
    case ERC::Reg1DF: return llvm::VectorType::get(llvm::Type::getDoubleTy(context), 1, false);
    case ERC::Reg2D: return llvm::VectorType::get(llvm::Type::getInt64Ty(context), 2, false);
    case ERC::Reg2DF: return llvm::VectorType::get(llvm::Type::getDoubleTy(context), 2, false);
    case ERC::RegP: return llvm::Type::getInt64PtrTy(context);
    default: break;
  }

  LOG(FATAL) << "[Bug] Reach the unreachable code at VirtualRegsOpt::get_llvm_type. ecv_reg_class: "
             << std::underlying_type<ERC>::type(ecv_reg_class) << "\n";
  return nullptr;
}

// Lift a single instruction into a basic block.
LiftStatus InstructionLifter::LiftIntoBlock(Instruction &arch_inst, llvm::BasicBlock *block,
                                            llvm::Value *state_ptr, BBRegInfoNode *bb_reg_info_node,
                                            bool is_delayed) {
  llvm::Function *const func = block->getParent();
  llvm::Module *const module = func->getParent();
  auto &context = func->getContext();
  llvm::Function *isel_func = nullptr;
  auto status = kLiftedInstruction;


  // Cache invalidation.
  if (func != impl->last_func) {
    impl->reg_ptr_cache.clear();
    impl->last_func = func;

    CHECK_EQ(impl->module, module) << "InstructionLifter isn't using the correct module!";
  }

  if (arch_inst.IsValid()) {
    isel_func = GetInstructionFunction(module, arch_inst.function);
  } else {
    isel_func = impl->invalid_instruction;
    arch_inst.operands.clear();
    status = kLiftedInvalidInstruction;
    return status;
  }

  if (!isel_func) {
    isel_func = impl->unsupported_instruction;
    arch_inst.operands.clear();
    status = kLiftedUnsupportedInstruction;
    printf("[Bug] Unsupported instruction at address: 0x%08lx (SemanticsFunction), instForm: %s\n",
           arch_inst.pc, arch_inst.function.c_str());
    return status;
  }

  // If this instruction appears within a delay slot, then we're going to assume
  // that the prior instruction updated `PC` to the target of the CTI, and that
  // the value in `NEXT_PC` on entry to this instruction represents the actual
  // address of this instruction, so we'll swap `PC` and `NEXT_PC`.
  //
  // TODO(pag): An alternate approach may be to call some kind of `DELAY_SLOT`
  //            semantics function.
  if (is_delayed) {
    LOG(FATAL) << "Unexpected to enter the `is_delayed`.";
    // llvm::Value *temp_args[] = {ir.CreateLoad(impl->memory_ptr_type, mem_ptr_ref)};
    // ir.CreateStore(ir.CreateCall(impl->intrinsics->delay_slot_begin, temp_args), mem_ptr_ref);
  }

#if defined(LIFT_INSN_DEBUG)
  do {
    std::vector<uint64_t> target_addrs = {};
    for (auto &t_addr : target_addrs) {
      if (t_addr == arch_inst.pc) {
        llvm::IRBuilder<> __builder(block);
        auto _debug_insn_fn = module->getFunction("debug_insn");
        if (!_debug_insn_fn) {
          printf("[ERROR] debug_insn is undeclared.\n");
          abort();
        }
        __builder.CreateCall(_debug_insn_fn);
      }
    }
  } while (false);
#endif

  // Begin an atomic block.
  // (FIXME) In the current design, we don't consider the atomic instructions.
  if (arch_inst.is_atomic_read_modify_write) {
    // llvm::Value *temp_args[] = {ir.CreateLoad(impl->memory_ptr_type, mem_ptr_ref)};
    // ir.CreateStore(ir.CreateCall(impl->intrinsics->atomic_begin, temp_args), mem_ptr_ref);
  }

  std::vector<llvm::Value *> args;

  auto isel_func_type = isel_func->getFunctionType();
  uint32_t arg_num;

  auto &load_reg_map = bb_reg_info_node->bb_ld_r_mp;
  auto &store_reg_map = bb_reg_info_node->bb_str_r_mp;

  std::vector<std::pair<EcvReg, ERC>> sema_func_args_regs;

  auto runtime_ptr = NthArgument(func, kRuntimePointerArgNum);

  // set the State ptr or RuntimeManager ptr to the semantics function.
  switch (arch_inst.sema_func_arg_type) {
    case SemaFuncArgType::Nothing: arg_num = 0; break;
    case SemaFuncArgType::Runtime:
      arg_num = 1;
      args.push_back(runtime_ptr);
      break;
    case SemaFuncArgType::State:
      arg_num = 1;
      args.push_back(state_ptr);
      break;
    case SemaFuncArgType::StateRuntime:
      arg_num = 2;
      args.push_back(state_ptr);
      args.push_back(runtime_ptr);
      break;
    case SemaFuncArgType::Empty:
      LOG(FATAL) << "arch_inst.sema_func_arg_type is empty!"
                 << " at: 0x" << std::hex << arch_inst.pc
                 << ", inst.function: " << arch_inst.function;
      break;
    default: LOG(FATAL) << "arch_inst.sema_func_arg_type is invalid."; break;
  }

  std::vector<std::pair<EcvReg, ERC>> write_regs;

  // treats the every arguments for the semantics function.
  for (auto &op : arch_inst.operands) {
    Operand::Register *t_reg;

    bool is_reg = !op.reg.name.empty();
    bool is_shift_reg = !op.shift_reg.reg.name.empty();
    bool is_base_reg = !op.addr.base_reg.name.empty();

    if (uint64_t(is_reg) + uint64_t(is_shift_reg) + uint64_t(is_base_reg) > 1) {
      LOG(FATAL) << "[Bug] vailid operand regisrter set is invalid.";
    }

    if (is_reg) {
      t_reg = &op.reg;
    } else if (is_shift_reg) {
      t_reg = &op.shift_reg.reg;
    } else if (is_base_reg) {
      t_reg = &op.addr.base_reg;
    } else {
      t_reg = NULL;
    }

    auto [e_r, e_r_c] = t_reg ? EcvReg::GetRegInfo(t_reg->name)
                              : std::make_pair(EcvReg(RegKind(-1), -1), ERC::RegNULL);

    if (t_reg) {
      if (Operand::Action::kActionWrite == op.action) {
        CHECK(Operand::Type::kTypeRegister == op.type);
        if (!t_reg->name.starts_with("IGNORE_WRITE_TO")) {
          // skip the case where the store register is `XZR` or `WZR`.
          store_reg_map.insert({e_r, e_r_c});
        }
        write_regs.push_back({e_r, e_r_c});
        continue;
      } else if (Operand::Action::kActionRead == op.action) {
        // (FIXME) this check is specialized to the llvm ir store instruction of pre-post index in aarch64.
        // if (is_base_reg) {
        //   CHECK(op.addr.index_reg.name.empty())
        //       << "[Bug] addr.index_reg must not be added to operands list.";
        // }
        if (31 != t_reg->number || "SP" == t_reg->name) {
          load_reg_map.insert({e_r, e_r_c});
        } else {
          e_r_c = ERC::RegNULL;
        }
      } else {
        LOG(FATAL) << "Operand::Action::kActionInvalid is unexpedted on LiftIntoBlock.";
      }
    }

    auto num_params = isel_func_type->getNumParams();
    if (!(arg_num < num_params)) {
      LOG(FATAL)
          << "lifted_status: kLiftedMismatchedISEL. The args num of the semantic function should be equal to it of the lifted instruction. "
          << arch_inst.function;
      return kLiftedMismatchedISEL;
    }

    auto arg = NthArgument(isel_func, arg_num);
    auto arg_type = arg->getType();
    auto operand = LiftOperand(arch_inst, block, state_ptr, arg, op);
    arg_num += 1;
    auto op_type = operand->getType();
    CHECK_EQ(op_type, arg_type) << "[Bug]: Lifted operand " << op.Serialize() << " to "
                                << arch_inst.function
                                << " does not have the correct type. Expected "
                                << LLVMThingToString(arg_type) << " but got "
                                << LLVMThingToString(op_type) << ". arg_num: " << arg_num - 1
                                << ", address: " << arch_inst.pc;
    args.push_back(operand);

    sema_func_args_regs.push_back({e_r, e_r_c});

    // insert the instruction which explains the latest specified register with kActinoRead.
    if (llvm::dyn_cast<llvm::LoadInst>(operand)) {
      bb_reg_info_node->r_fresh_inst_mp.insert_or_assign(e_r,
                                                         std::make_tuple(e_r_c, operand, 0, false));
    }
  }

  llvm::IRBuilder<> ir(block);

  // Call the function that implements the instruction semantics.
  auto sema_inst = ir.CreateCall(isel_func, args);
  bb_reg_info_node->sema_func_args_reg_map.insert({sema_inst, std::move(sema_func_args_regs)});
  Sema_func_vma_map.insert({sema_inst, arch_inst.pc});
  if (auto struct_ty = llvm::dyn_cast<llvm::StructType>(sema_inst->getType())) {
    CHECK(struct_ty->getNumElements() == write_regs.size());
  } else if (auto array_ty = llvm::dyn_cast<llvm::ArrayType>(sema_inst->getType())) {
    CHECK(array_ty->getNumElements() == write_regs.size());
  } else if (auto vector_ty = llvm::dyn_cast<llvm::VectorType>(sema_inst->getType());
             vector_ty &&
             /* <2 x i128> */ (2 == vector_ty->getElementCount().getFixedValue() &&
                               llvm::Type::getInt128Ty(context) == vector_ty->getElementType())) {
    CHECK(vector_ty->getElementCount().getFixedValue() == write_regs.size());
  } else if (!sema_inst->getType()->isVoidTy()) {
    CHECK(write_regs.size() == 1);
  }

  // Insert the instruction which explains the latest specified register.
  for (std::size_t i = 0; i < write_regs.size(); i++) {
    if (IGNORE_WRITE_TO_WZR_ORDER == write_regs[i].first.number ||
        IGNORE_WRITE_TO_XZR_ORDER == write_regs[i].first.number) {
      continue;
    }
    bb_reg_info_node->r_fresh_inst_mp.insert_or_assign(
        write_regs[i].first, std::make_tuple(write_regs[i].second, sema_inst, i,
                                             true));  // maybe 4th bool argumement is not matter.
  }

  // Update the sema_call_written_reg_map
  CHECK(!bb_reg_info_node->sema_call_written_reg_map.contains(sema_inst))
      << "Unexpected to multiple lift the call instruction.";
  bb_reg_info_node->sema_call_written_reg_map.insert({sema_inst, write_regs});

  bb_reg_info_node->sema_func_pc_map.insert({sema_inst, arch_inst.pc});

  // Update pre-post index for the target register.
  // (reason. If we update in the semantics function, we should increase the num of return variables and that will occur the returning through memory.)
  if (!arch_inst.prepost_updated_reg_op.reg.name.empty()) {
    const auto [update_reg_ptr_reg, _] =
        LoadRegAddress(block, state_ptr, arch_inst.prepost_updated_reg_op.reg.name);
    auto [updated_ecv_reg, updated_ecv_reg_class] =
        EcvReg::GetRegInfo(arch_inst.prepost_updated_reg_op.reg.name);
    auto new_addr_val =
        LiftAddressOperand(arch_inst, block, state_ptr, NULL, arch_inst.prepost_new_addr_op);
    ir.CreateStore(new_addr_val, update_reg_ptr_reg, false);
    // Update cache.
    store_reg_map.insert({updated_ecv_reg, updated_ecv_reg_class});
    bb_reg_info_node->r_fresh_inst_mp.insert_or_assign(
        updated_ecv_reg, std::make_tuple(updated_ecv_reg_class, new_addr_val, 0, true));
    // add index_reg (addr.index_reg is not treated in the operands list.)
    if (auto index_reg_name = arch_inst.prepost_new_addr_op.addr.index_reg.name;
        !index_reg_name.empty()) {
      auto [id_e_r, id_e_r_c] = EcvReg::GetRegInfo(index_reg_name);
      load_reg_map.insert({id_e_r, id_e_r_c});
    }
  }

  // End an atomic block.
  // (FIXME) In the current design, we don't consider the atomic instructions.
  if (arch_inst.is_atomic_read_modify_write) {
    // llvm::Value *temp_args[] = {ir.CreateLoad(impl->memory_ptr_type, mem_ptr_ref)};
    // ir.CreateStore(ir.CreateCall(impl->intrinsics->atomic_end, temp_args), mem_ptr_ref);
  }

  // Restore the true target of the delayed branch.
  if (is_delayed) {

    // This is the delayed update of the program counter.
    // ir.CreateStore(next_pc, pc_ref);

    // We don't know what the `NEXT_PC` is going to be because of the next
    // instruction size is unknown (really, it's likely to be
    // `arch->MaxInstructionSize()`), and for normal instructions, before they
    // are lifted, we do the `PC = NEXT_PC + size`, so this is fine.
    // ir.CreateStore(next_pc, next_pc_ref);
    LOG(FATAL) << "Unexpected to enter the `is_delayed`.";
    // llvm::Value *temp_args[] = {ir.CreateLoad(impl->memory_ptr_type, mem_ptr_ref)};
    // ir.CreateStore(ir.CreateCall(impl->intrinsics->delay_slot_end, temp_args), mem_ptr_ref);
  }

  /* append `debug_memory_value_change` function call */
#if defined(LIFT_MEMORY_VALUE_CHANGE)
  llvm::IRBuilder<> __debug_ir(block);
  auto _debug_memory_value_change_fn = module->getFunction(debug_memory_value_change_name);
  auto [runtime_manager_ptr, _] = LoadRegAddress(block, state_ptr, kRuntimeVariableName);
  __debug_ir.CreateCall(_debug_memory_value_change_fn,
                        {__debug_ir.CreateLoad(llvm::Type::getInt64PtrTy(module->getContext()),
                                               runtime_manager_ptr)});
#endif

  return status;
}

// Load the address of a register.
std::pair<llvm::Value *, llvm::Type *>
InstructionLifter::LoadRegAddress(llvm::BasicBlock *block, llvm::Value *state_ptr,
                                  std::string_view reg_name_) const {
  const auto func = block->getParent();
  const auto module = func->getParent();

  // Invalidate the cache.
  if (func != impl->last_func) {
    impl->reg_ptr_cache.clear();
    impl->last_func = func;

    CHECK_EQ(func->getParent(), impl->module);
  }

  std::string reg_name(reg_name_.data(), reg_name_.size());
  auto [reg_ptr_it, added] = impl->reg_ptr_cache.emplace(
      std::move(reg_name), std::pair<llvm::Value *, llvm::Type *>{nullptr, nullptr});

  if (reg_ptr_it->second.first) {
    (void) added;
    return reg_ptr_it->second;
  }

  auto reg = impl->arch->RegisterByName(reg_name_);

  // It's already a variable in the function.
  const auto [var_ptr, var_ptr_type] = FindVarInFunction(func, reg_name_, true);
  if (var_ptr) {
    auto ty = var_ptr_type;
    //NOTE(Ian) for stuff like NEXT_PC existing in the block we arent going to have reg type info, im not sure i like pulling it from var_ptr_type regardles. Not sure what to do about it
    if (reg) {
      ty = reg->type;
    }
    reg_ptr_it->second = {var_ptr, ty};
    return reg_ptr_it->second;
  }

  // It's a register known to this architecture, so go and build a GEP to it
  // right now. We'll try to be careful about the placement of the actual
  // indexing instructions so that they always follow the definition of the
  // state pointer, and thus are most likely to dominate all future uses.
  if (reg) {
    llvm::Value *reg_ptr = nullptr;

    // The state pointer is an argument.
    if (auto state_arg = llvm::dyn_cast<llvm::Argument>(state_ptr); state_arg) {
      DCHECK_EQ(state_arg->getParent(), block->getParent());
      auto &target_block = block->getParent()->getEntryBlock();
      llvm::IRBuilder<> ir(&target_block, target_block.getFirstInsertionPt());
      reg_ptr = reg->AddressOf(state_ptr, ir);

      // The state pointer is an instruction, likely an `AllocaInst`.
    } else if (auto state_inst = llvm::dyn_cast<llvm::Instruction>(state_ptr); state_inst) {
      llvm::IRBuilder<> ir(state_inst);
      reg_ptr = reg->AddressOf(state_ptr, ir);

      // The state pointer is a constant, likely an `llvm::GlobalVariable`.
    } else if (auto state_const = llvm::dyn_cast<llvm::Constant>(state_ptr); state_const) {
      auto &target_block = block->getParent()->getEntryBlock();
      llvm::IRBuilder<> ir(&target_block, target_block.getFirstInsertionPt());
      reg_ptr = reg->AddressOf(state_ptr, ir);

      // Not sure.
    } else {
      LOG(FATAL) << "Unsupported value type for the State pointer: "
                 << LLVMThingToString(state_ptr);
    }

    reg_ptr_it->second = {reg_ptr, reg->type};
    return reg_ptr_it->second;
  }

  // Try to find it as a global variable.
  if (auto gvar = module->getGlobalVariable(reg_name)) {
    return {gvar, gvar->getValueType()};
  }

  // Invent a fake one and keep going.
  std::stringstream unk_var;
  unk_var << "__remill_unknown_register_" << reg_name;
  auto unk_var_name = unk_var.str();
  if (auto var = module->getGlobalVariable(unk_var_name)) {
    return {var, var->getValueType()};
  }

  // TODO(pag): Eventually refactor into a higher-level issue, perhaps a
  //            a hyper call to read an unknown register, or a lifting failure,
  //            with a more elaborate status value returned.
  LOG(FATAL) << "Could not locate variable or register " << reg_name_;

  return {new llvm::GlobalVariable(*module, impl->word_type, false,
                                   llvm::GlobalValue::ExternalLinkage,
                                   llvm::UndefValue::get(impl->word_type), unk_var_name),
          impl->word_type};
}

// Clear out the cache of the current register values/addresses loaded.
void InstructionLifter::ClearCache(void) const {
  impl->reg_ptr_cache.clear();
  impl->last_func = nullptr;
}

// Load the value of a register.
llvm::Value *InstructionLifter::LoadRegValue(llvm::BasicBlock *block, llvm::Value *state_ptr,
                                             std::string_view reg_name) const {
  auto [ptr, ptr_ty] = LoadRegAddress(block, state_ptr, reg_name);
  CHECK_NOTNULL(ptr);
  return new llvm::LoadInst(ptr_ty, ptr, llvm::Twine::createNull(), block);
}

llvm::Value *
InstructionLifter::LoadRegValueBeforeInst(llvm::BasicBlock *block, llvm::Value *state_ptr,
                                          std::string_view reg_name, llvm::Instruction *instBefore,
                                          std::string var_name) const {
  auto [ptr, ptr_ty] = LoadRegAddress(block, state_ptr, reg_name);
  CHECK_NOTNULL(ptr);
  return new llvm::LoadInst(ptr_ty, ptr, var_name, instBefore);
}

// Store the value of a register (Assume that the store_value already has been casted).
llvm::Instruction *
InstructionLifter::StoreRegValueBeforeInst(llvm::BasicBlock *block, llvm::Value *state_ptr,
                                           std::string_view reg_name, llvm::Value *stored_value,
                                           llvm::Instruction *instBefore) const {
  auto [ptr, ptr_ty] = LoadRegAddress(block, state_ptr, reg_name);
  CHECK_NOTNULL(ptr);
  return new llvm::StoreInst(stored_value, ptr, instBefore);
}

// Return a register value, or zero.
llvm::Value *
InstructionLifter::LoadWordRegValOrZero(llvm::BasicBlock *block, llvm::Value *state_ptr,
                                        std::string_view reg_name, llvm::ConstantInt *zero) {

  if (reg_name.empty()) {
    return zero;
  }

  auto val = LoadRegValue(block, state_ptr, reg_name);
  auto val_type = llvm::dyn_cast_or_null<llvm::IntegerType>(val->getType());
  auto word_type = zero->getType();

  CHECK(val_type) << "Register " << reg_name << " expected to be an integer.";

  auto val_size = val_type->getBitWidth();
  auto word_size = word_type->getBitWidth();
  CHECK_LE(val_size, word_size) << "Register " << reg_name << " expected to be no larger than the "
                                << "machine word size (" << word_type->getBitWidth() << " bits).";

  if (val_size < word_size) {
    val = new llvm::ZExtInst(val, word_type, llvm::Twine::createNull(), block);
  }

  return val;
}

llvm::Value *InstructionLifter::LiftShiftRegisterOperand(Instruction &inst, llvm::BasicBlock *block,
                                                         llvm::Value *state_ptr,
                                                         llvm::Argument *arg, Operand &op) {

  llvm::Function *func = block->getParent();
  llvm::Module *module = func->getParent();
  auto &context = module->getContext();
  auto &arch_reg = op.shift_reg.reg;

  auto arg_type = arg->getType();
  CHECK(arg_type->isIntegerTy()) << "Expected " << arch_reg.name << " to be an integral type "
                                 << "for instruction at " << std::hex << inst.pc;

  const llvm::DataLayout data_layout(module);
  auto reg = LoadRegValue(block, state_ptr, arch_reg.name);
  auto reg_type = reg->getType();
  auto reg_size = data_layout.getTypeSizeInBits(reg_type).getFixedValue();
  auto op_type = llvm::Type::getIntNTy(context, op.size);

  const uint64_t zero = 0;
  const uint64_t one = 1;
  const uint64_t shift_size = op.shift_reg.shift_size;

  const auto shift_val = llvm::ConstantInt::get(op_type, shift_size);

  llvm::IRBuilder<> ir(block);

  auto curr_size = reg_size;
  if (Operand::ShiftRegister::kExtendInvalid != op.shift_reg.extend_op) {

    auto extract_type = llvm::Type::getIntNTy(context, op.shift_reg.extract_size);

    if (reg_size > op.shift_reg.extract_size) {
      curr_size = op.shift_reg.extract_size;
      reg = ir.CreateTrunc(reg, extract_type);

    } else {
      CHECK_EQ(reg_size, op.shift_reg.extract_size)
          << "Invalid extraction size. Can't extract " << op.shift_reg.extract_size
          << " bits from a " << reg_size << "-bit value in operand " << op.Serialize()
          << " of instruction at " << std::hex << inst.pc;
    }

    if (op.size > op.shift_reg.extract_size) {
      switch (op.shift_reg.extend_op) {
        case Operand::ShiftRegister::kExtendSigned:
          reg = ir.CreateSExt(reg, op_type);
          curr_size = op.size;
          break;
        case Operand::ShiftRegister::kExtendUnsigned:
          reg = ir.CreateZExt(reg, op_type);
          curr_size = op.size;
          break;
        default:
          LOG(FATAL) << "Invalid extend operation type for instruction at " << std::hex << inst.pc;
          break;
      }
    }
  }

  CHECK_LE(curr_size, op.size);

  if (curr_size < op.size) {
    reg = ir.CreateZExt(reg, op_type);
    curr_size = op.size;
  }

  if (Operand::ShiftRegister::kShiftInvalid != op.shift_reg.shift_op) {

    CHECK_LT(shift_size, op.size) << "Shift of size " << shift_size
                                  << " is wider than the base register size in shift register in "
                                  << inst.Serialize();

    switch (op.shift_reg.shift_op) {

      // Left shift.
      case Operand::ShiftRegister::kShiftLeftWithZeroes: reg = ir.CreateShl(reg, shift_val); break;

      // Masking shift left.
      case Operand::ShiftRegister::kShiftLeftWithOnes: {
        const auto mask_val = llvm::ConstantInt::get(reg_type, ~((~zero) << shift_size));
        reg = ir.CreateOr(ir.CreateShl(reg, shift_val), mask_val);
        break;
      }

      // Logical right shift.
      case Operand::ShiftRegister::kShiftUnsignedRight: reg = ir.CreateLShr(reg, shift_val); break;

      // Arithmetic right shift.
      case Operand::ShiftRegister::kShiftSignedRight: reg = ir.CreateAShr(reg, shift_val); break;

      // Rotate left.
      case Operand::ShiftRegister::kShiftLeftAround: {
        const uint64_t shr_amount = (~shift_size + one) & (op.size - one);
        const auto shr_val = llvm::ConstantInt::get(op_type, shr_amount);
        const auto val1 = ir.CreateLShr(reg, shr_val);
        const auto val2 = ir.CreateShl(reg, shift_val);
        reg = ir.CreateOr(val1, val2);
        break;
      }

      // Rotate right.
      case Operand::ShiftRegister::kShiftRightAround: {
        const uint64_t shl_amount = (~shift_size + one) & (op.size - one);
        const auto shl_val = llvm::ConstantInt::get(op_type, shl_amount);
        const auto val1 = ir.CreateLShr(reg, shift_val);
        const auto val2 = ir.CreateShl(reg, shl_val);
        reg = ir.CreateOr(val1, val2);
        break;
      }

      case Operand::ShiftRegister::kShiftInvalid: break;
    }
  }

  // if (word_size > op.size) {
  //   reg = ir.CreateZExt(reg, impl->word_type);
  // } else {
  //   CHECK_EQ(word_size, op.size) << "Final size of operand " << op.Serialize() << " is " << op.size
  //                                << " bits, but address size is " << word_size;
  // }

  return reg;
}

namespace {

static llvm::Type *IntendedArgumentType(llvm::Argument *arg) {
  for (auto user : arg->users()) {
    if (auto cast_inst = llvm::dyn_cast<llvm::IntToPtrInst>(user)) {
      return cast_inst->getType();
    }
  }
  return arg->getType();
}

static llvm::Value *ConvertToIntendedType(Instruction &inst, Operand &op, llvm::BasicBlock *block,
                                          llvm::Value *val, llvm::Type *intended_type) {
  auto val_type = val->getType();
  if (val->getType() == intended_type) {
    return val;
  } else if (auto val_ptr_type = llvm::dyn_cast<llvm::PointerType>(val_type)) {
    if (intended_type->isPointerTy() || intended_type->isVectorTy()) {
      return new llvm::BitCastInst(val, intended_type, val->getName(), block);
    } else if (intended_type->isIntegerTy()) {
      return new llvm::PtrToIntInst(val, intended_type, val->getName(), block);
    }
  } else if (val_type->isFloatingPointTy()) {
    if (intended_type->isIntegerTy() || intended_type->isVectorTy()) {
      return new llvm::BitCastInst(val, intended_type, val->getName(), block);
    }
  } else if (val_type->isVectorTy()) {
    const llvm::DataLayout data_layout(block->getModule());
    auto val_type = val->getType();
    CHECK(data_layout.getTypeAllocSizeInBits(val_type) ==
          data_layout.getTypeAllocSizeInBits(intended_type))
        << "must be equal. intended_type: " << LLVMThingToString(intended_type)
        << ", val_type: " << LLVMThingToString(val_type) << " at address: 0x" << std::hex << inst.pc
        << " " << inst.function;

    return new llvm::BitCastInst(val, intended_type, val->getName(), block);
  }

  LOG(FATAL) << "Unable to convert value " << LLVMThingToString(val)
             << " (val type: " << LLVMThingToString(val_type) << ") "
             << " to intended argument type " << LLVMThingToString(intended_type) << " for operand "
             << op.Serialize() << " of instruction " << inst.Serialize();

  return nullptr;
}

}  // namespace

// Load a register operand. This deals uniformly with write- and read-operands
// for registers. In the case of write operands, the argument type is always
// a pointer. In the case of read operands, the argument type is sometimes
// a pointer (e.g. when passing a vector to an instruction semantics function).
llvm::Value *InstructionLifter::LiftRegisterOperand(Instruction &inst, llvm::BasicBlock *block,
                                                    llvm::Value *state_ptr, llvm::Argument *arg,
                                                    Operand &op) {

  llvm::Function *func = block->getParent();
  llvm::Module *module = func->getParent();
  auto &context = func->getContext();
  auto &arch_reg = op.reg;

  const auto real_arg_type = arg->getType();

  // LLVM on AArch64 and on amd64 Windows converts things like `RnW<uint64_t>`,
  // which is a struct containing a `uint64_t *`, into a `uintptr_t` when they
  // are being passed as arguments.
  auto arg_type = IntendedArgumentType(arg);

  if (llvm::isa<llvm::PointerType>(arg_type)) {
    auto [val, val_type] = LoadRegAddress(block, state_ptr, arch_reg.name);
    return ConvertToIntendedType(inst, op, block, val, real_arg_type);

  } else {
    CHECK(arg_type->isIntegerTy() || arg_type->isFloatingPointTy() || arg_type->isVectorTy())
        << "arg_type: " << LLVMThingToString(arg_type) << ", Expected " << arch_reg.name
        << " to be an integral or float type or vector type"
        << "for instruction at 0x" << std::hex << inst.pc;

    if (31 == op.reg.number) {
      if ("XZR" == op.reg.name) {
        return llvm::ConstantInt::get(llvm::Type::getInt64Ty(context), 0);
      } else if ("WZR" == op.reg.name) {
        return llvm::ConstantInt::get(llvm::Type::getInt32Ty(context), 0);
      }
    }

    auto val = LoadRegValue(block, state_ptr, arch_reg.name);

    const llvm::DataLayout data_layout(module);
    auto val_type = val->getType();
    auto val_size = data_layout.getTypeAllocSizeInBits(val_type);
    auto arg_size = data_layout.getTypeAllocSizeInBits(arg_type);

    if (val_size < arg_size) {
      if (arg_type->isIntegerTy()) {
        CHECK(val_type->isIntegerTy()) << "Expected " << arch_reg.name << " to be an integral type "
                                       << "for instruction at " << std::hex << inst.pc;

        val = new llvm::ZExtInst(val, arg_type, llvm::Twine::createNull(), block);

      } else if (arg_type->isFloatingPointTy()) {
        CHECK(val_type->isFloatingPointTy())
            << "Expected " << arch_reg.name << " to be a floating point type "
            << "for instruction at " << std::hex << inst.pc;

        val = new llvm::FPExtInst(val, arg_type, llvm::Twine::createNull(), block);
      }

    } else if (val_size > arg_size) {
      if (arg_type->isIntegerTy()) {
        CHECK(val_type->isIntegerTy()) << "Expected " << arch_reg.name << " to be an integral type "
                                       << "for instruction at " << std::hex << inst.pc;

        val = new llvm::TruncInst(val, arg_type, llvm::Twine::createNull(), block);

      } else if (arg_type->isFloatingPointTy()) {
        CHECK(val_type->isFloatingPointTy())
            << "Expected " << arch_reg.name
            << " to be a floating point type (Actual: " << LLVMThingToString(val_type) << ") "
            << "for instruction at " << std::hex << inst.pc;

        val = new llvm::FPTruncInst(val, arg_type, llvm::Twine::createNull(), block);
      }
    }

    return ConvertToIntendedType(inst, op, block, val, real_arg_type);
  }
}

// Lift an immediate operand.
llvm::Value *InstructionLifter::LiftImmediateOperand(Instruction &inst, llvm::BasicBlock *,
                                                     llvm::Argument *arg, Operand &arch_op) {
  if (arg->getType()->isIntegerTy()) {
    return llvm::ConstantInt::get(arg->getType(), arch_op.imm.val, arch_op.imm.is_signed);
  } else if (arg->getType()->isFloatTy()) {
    auto float_val = *reinterpret_cast<float *>(&arch_op.imm.val);
    return llvm::ConstantFP::get(arg->getType(), float_val);
  } else if (arg->getType()->isDoubleTy()) {
    auto double_val = *reinterpret_cast<double *>(&arch_op.imm.val);
    return llvm::ConstantFP::get(arg->getType(), double_val);
  }

  else {
    LOG(FATAL) << "Unexpected type of the Immediate. arg type: "
               << LLVMThingToString(arg->getType());
  }
}

// Lift an expression operand.
llvm::Value *InstructionLifter::LiftExpressionOperand(Instruction &inst, llvm::BasicBlock *block,
                                                      llvm::Value *state_ptr, llvm::Argument *arg,
                                                      Operand &op) {
  auto val = LiftExpressionOperandRec(inst, block, state_ptr, arg, op.expr);
  llvm::Function *func = block->getParent();
  llvm::Module *module = func->getParent();
  const auto real_arg_type = arg->getType();

  // LLVM on AArch64 and on amd64 Windows converts things like `RnW<uint64_t>`,
  // which is a struct containing a `uint64_t *`, into a `uintptr_t` when they
  // are being passed as arguments.
  auto arg_type = IntendedArgumentType(arg);

  if (llvm::isa<llvm::PointerType>(arg_type)) {
    return ConvertToIntendedType(inst, op, block, val, real_arg_type);

  } else {
    CHECK(arg_type->isIntegerTy() || arg_type->isFloatingPointTy())
        << "Expected " << op.Serialize() << " to be an integral or float type "
        << "for instruction at " << std::hex << inst.pc;

    const llvm::DataLayout data_layout(module);
    auto val_type = val->getType();
    auto val_size = data_layout.getTypeAllocSizeInBits(val_type);
    auto arg_size = data_layout.getTypeAllocSizeInBits(arg_type);
    const auto word_size = impl->arch->address_size;

    if (val_size < arg_size) {
      if (arg_type->isIntegerTy()) {
        CHECK(val_type->isIntegerTy())
            << "Expected " << op.Serialize() << " to be an integral type "
            << "for instruction at " << std::hex << inst.pc;

        CHECK(word_size == arg_size) << "Expected integer argument to be machine word size ("
                                     << word_size << " bits) but is is " << arg_size << " instead "
                                     << "in instruction at " << std::hex << inst.pc;

        val = new llvm::ZExtInst(val, impl->word_type, "", block);

      } else if (arg_type->isFloatingPointTy()) {
        CHECK(val_type->isFloatingPointTy())
            << "Expected " << op.Serialize() << " to be a floating point type "
            << "for instruction at " << std::hex << inst.pc;

        val = new llvm::FPExtInst(val, arg_type, "", block);
      }

    } else if (val_size > arg_size) {
      if (arg_type->isIntegerTy()) {
        CHECK(val_type->isIntegerTy())
            << "Expected " << op.Serialize() << " to be an integral type "
            << "for instruction at " << std::hex << inst.pc;

        CHECK(word_size == arg_size) << "Expected integer argument to be machine word size ("
                                     << word_size << " bits) but is is " << arg_size << " instead "
                                     << "in instruction at " << std::hex << inst.pc;

        val = new llvm::TruncInst(val, arg_type, "", block);

      } else if (arg_type->isFloatingPointTy()) {
        CHECK(val_type->isFloatingPointTy())
            << "Expected " << op.Serialize() << " to be a floating point type "
            << "for instruction at " << std::hex << inst.pc;

        val = new llvm::FPTruncInst(val, arg_type, "", block);
      }
    }

    return ConvertToIntendedType(inst, op, block, val, real_arg_type);
  }
}

// Lift an expression operand.
llvm::Value *InstructionLifter::LiftExpressionOperandRec(Instruction &inst, llvm::BasicBlock *block,
                                                         llvm::Value *state_ptr,
                                                         llvm::Argument *arg,
                                                         const OperandExpression *op) {
  if (auto llvm_op = std::get_if<LLVMOpExpr>(op)) {
    auto lhs = LiftExpressionOperandRec(inst, block, state_ptr, nullptr, llvm_op->op1);
    llvm::Value *rhs = nullptr;
    if (llvm_op->op2) {
      rhs = LiftExpressionOperandRec(inst, block, state_ptr, nullptr, llvm_op->op2);
    }
    llvm::IRBuilder<> ir(block);
    switch (llvm_op->llvm_opcode) {
      case llvm::Instruction::Add: return ir.CreateAdd(lhs, rhs);
      case llvm::Instruction::Sub: return ir.CreateSub(lhs, rhs);
      case llvm::Instruction::Mul: return ir.CreateMul(lhs, rhs);
      case llvm::Instruction::Shl: return ir.CreateShl(lhs, rhs);
      case llvm::Instruction::LShr: return ir.CreateLShr(lhs, rhs);
      case llvm::Instruction::AShr: return ir.CreateAShr(lhs, rhs);
      case llvm::Instruction::ZExt: return ir.CreateZExt(lhs, op->type);
      case llvm::Instruction::SExt: return ir.CreateSExt(lhs, op->type);
      case llvm::Instruction::Trunc: return ir.CreateTrunc(lhs, op->type);
      case llvm::Instruction::And: return ir.CreateAnd(lhs, rhs);
      case llvm::Instruction::Or: return ir.CreateOr(lhs, rhs);
      case llvm::Instruction::URem: return ir.CreateURem(lhs, rhs);
      case llvm::Instruction::Xor: return ir.CreateXor(lhs, rhs);
      default:
        LOG(FATAL) << "Invalid Expression "
                   << llvm::Instruction::getOpcodeName(llvm_op->llvm_opcode);
        return nullptr;
    }
  } else if (auto reg_op = std::get_if<const Register *>(op)) {
    if (!arg || !llvm::isa<llvm::PointerType>(arg->getType())) {
      return LoadRegValue(block, state_ptr, (*reg_op)->name);
    } else {
      return LoadRegAddress(block, state_ptr, (*reg_op)->name).first;
    }

  } else if (auto ci_op = std::get_if<llvm::Constant *>(op)) {
    return *ci_op;

  } else if (auto str_op = std::get_if<std::string>(op)) {
    if (!arg || !llvm::isa<llvm::PointerType>(arg->getType())) {
      return LoadRegValue(block, state_ptr, *str_op);
    } else {
      return LoadRegAddress(block, state_ptr, *str_op).first;
    }
  } else {
    LOG(FATAL) << "Uninitialized Operand Expression";
    return nullptr;
  }
}

// Zero-extend a value to be the machine word size.
llvm::Value *InstructionLifter::LiftAddressOperand(Instruction &inst, llvm::BasicBlock *block,
                                                   llvm::Value *state_ptr, llvm::Argument *,
                                                   Operand &op) {
  auto &arch_addr = op.addr;
  const auto word_type = llvm::dyn_cast<llvm::IntegerType>(impl->word_type);
  const auto zero = llvm::ConstantInt::get(word_type, 0, false);
  const auto word_size = impl->arch->address_size;

  CHECK(word_size >= arch_addr.base_reg.size)
      << "Memory base register " << arch_addr.base_reg.name << "for instruction at " << std::hex
      << inst.pc << " is wider than the machine word size.";

  CHECK(word_size >= arch_addr.index_reg.size)
      << "Memory index register " << arch_addr.base_reg.name << "for instruction at " << std::hex
      << inst.pc << " is wider than the machine word size.";

  if ("PC" == arch_addr.base_reg.name) {
    return llvm::ConstantInt::get(word_type,
                                  static_cast<uint64_t>(inst.pc + arch_addr.displacement));
  }

  if ("RIP" == arch_addr.base_reg.name) {
    return llvm::ConstantInt::get(
      word_type, static_cast<uint64_t>(inst.pc + arch_addr.displacement));
  }
    
  // x86-64 RIP addressing mode uses the next instruction RIP.
  if ("NEXT_PC" == arch_addr.base_reg.name) {
    return llvm::ConstantInt::get(
        word_type, static_cast<uint64_t>(inst.pc + inst.bytes.size() + arch_addr.displacement));
  }

  auto addr = LoadWordRegValOrZero(block, state_ptr, arch_addr.base_reg.name, zero);
  auto index = LoadWordRegValOrZero(block, state_ptr, arch_addr.index_reg.name, zero);
  auto scale = llvm::ConstantInt::get(word_type, static_cast<uint64_t>(arch_addr.scale), true);
  auto segment = LoadWordRegValOrZero(block, state_ptr, arch_addr.segment_base_reg.name, zero);

  llvm::IRBuilder<> ir(block);

  if (zero != index) {
    addr = ir.CreateAdd(addr, ir.CreateMul(index, scale));
  }

  if (arch_addr.displacement) {
    if (0 < arch_addr.displacement) {
      addr = ir.CreateAdd(
          addr, llvm::ConstantInt::get(word_type, static_cast<uint64_t>(arch_addr.displacement)));
    } else {
      addr = ir.CreateSub(
          addr, llvm::ConstantInt::get(word_type, static_cast<uint64_t>(-arch_addr.displacement)));
    }
  }

  // Compute the segmented address.
  if (zero != segment) {
    addr = ir.CreateAdd(addr, segment);
  }

  // Memory address is smaller than the machine word size (e.g. 32-bit address
  // used in 64-bit).
  if (arch_addr.address_size < word_size) {
    auto addr_type =
        llvm::Type::getIntNTy(block->getContext(), static_cast<unsigned>(arch_addr.address_size));

    addr = ir.CreateZExt(ir.CreateTrunc(addr, addr_type), word_type);
  }

  return addr;
}

// Lift an operand for use by the instruction.
llvm::Value *InstructionLifter::LiftOperand(Instruction &inst, llvm::BasicBlock *block,
                                            llvm::Value *state_ptr, llvm::Argument *arg,
                                            Operand &arch_op) {
  auto arg_type = arg->getType();
  switch (arch_op.type) {
    case Operand::kTypeInvalid:
      LOG(FATAL) << "Decode error! Cannot lift invalid operand.";
      return nullptr;

    case Operand::kTypeShiftRegister:
      CHECK(Operand::kActionRead == arch_op.action) << "Can't write to a shift register operand "
                                                    << "for instruction at " << std::hex << inst.pc;

      return LiftShiftRegisterOperand(inst, block, state_ptr, arg, arch_op);

    case Operand::kTypeRegister:
      if (arch_op.size != arch_op.reg.size) {
        LOG(FATAL) << "Operand size and register size must match for register " << arch_op.reg.name
                   << " in instruction " << inst.Serialize();
      }
      return LiftRegisterOperand(inst, block, state_ptr, arg, arch_op);

    case Operand::kTypeImmediate: return LiftImmediateOperand(inst, block, arg, arch_op);

    case Operand::kTypeAddress:
      if (arg_type != impl->word_type) {
        LOG(FATAL) << "Expected that a memory operand should be represented by "
                   << "machine word type. Argument type is " << LLVMThingToString(arg_type)
                   << " and word type is " << LLVMThingToString(impl->word_type)
                   << " in instruction at 0x" << std::hex << inst.pc;
      }

      return LiftAddressOperand(inst, block, state_ptr, arg, arch_op);

    case Operand::kTypeExpression:
    case Operand::kTypeRegisterExpression:
    case Operand::kTypeImmediateExpression:
    case Operand::kTypeAddressExpression:
      return LiftExpressionOperand(inst, block, state_ptr, arg, arch_op);
  }

  LOG(FATAL) << "Got a unknown operand type of " << static_cast<int>(arch_op.type)
             << " in instruction at " << std::hex << inst.pc;

  return nullptr;
}

llvm::Type *InstructionLifter::GetWordType() {
  return this->impl->word_type;
}
llvm::Type *InstructionLifter::GetRuntimeType() {
  return this->impl->runtime_ptr_type;
}

const IntrinsicTable *InstructionLifter::GetIntrinsicTable() {
  return this->impl->intrinsics;
}

bool InstructionLifter::ArchHasRegByName(std::string name) {
  return this->impl->arch->RegisterByName(name) != nullptr;
}

}  // namespace remill
