
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a35tcpg236-1 -gated_clock_conversion auto -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 831.199 ; gain = 234.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Wrapper.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter Total_number_of_input_words bound to: 512 - type: integer 
	Parameter Total_number_of_output_words bound to: 1 - type: integer 
	Parameter RX bound to: 3'b001 
	Parameter Compute bound to: 3'b010 
	Parameter TX bound to: 3'b100 
	Parameter timeout bound to: 250000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Wrapper.v:74]
INFO: [Synth 8-6157] synthesizing module 'Compute_Processor' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Compute_processor.v:23]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter Pipelining_Control_uCode_bit_width bound to: 16 - type: integer 
	Parameter CONV1D_1st bound to: 9'b001000000 
	Parameter CONV1D_1st_depth_num bound to: 5'b00111 
	Parameter CONV1D_1st_width_num bound to: 9'b111111111 
	Parameter MaxPool bound to: 9'b000100000 
	Parameter MaxPool_depth_num bound to: 5'b00111 
	Parameter MaxPool_width_num bound to: 9'b011111111 
	Parameter CONV1D_2nd bound to: 9'b000010000 
	Parameter CONV1D_2nd_height_num bound to: 4'b0111 
	Parameter CONV1D_2nd_depth_num bound to: 5'b01111 
	Parameter CONV1D_2nd_width_num bound to: 9'b011111111 
	Parameter CONV1D_3rd bound to: 9'b000001000 
	Parameter CONV1D_3rd_height_num bound to: 4'b1111 
	Parameter CONV1D_3rd_depth_num bound to: 5'b11111 
	Parameter CONV1D_3rd_width_num bound to: 9'b011111111 
	Parameter Global_MaxPool bound to: 9'b000000100 
	Parameter Global_MaxPool_depth_num bound to: 5'b11111 
	Parameter Global_MaxPool_width_num_0 bound to: 9'b000110011 
	Parameter Global_MaxPool_width_num_1 bound to: 9'b000001010 
	Parameter Global_MaxPool_width_num_2 bound to: 9'b000000010 
	Parameter FC_1st bound to: 9'b000000010 
	Parameter FC_1st_depth_num bound to: 5'b01111 
	Parameter FC_1st_width_num bound to: 9'b000000110 
	Parameter FC_2nd bound to: 9'b000000001 
	Parameter FC_2nd_width_num bound to: 9'b000000011 
INFO: [Synth 8-6157] synthesizing module 'uCode' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/uCode.v:22]
	Parameter CONV1D_1st bound to: 9'b001000000 
	Parameter MaxPool bound to: 9'b000100000 
	Parameter CONV1D_2nd bound to: 9'b000010000 
	Parameter CONV1D_3rd bound to: 9'b000001000 
	Parameter Global_MaxPool bound to: 9'b000000100 
	Parameter FC_1st bound to: 9'b000000010 
	Parameter FC_2nd bound to: 9'b000000001 
INFO: [Synth 8-6155] done synthesizing module 'uCode' (1#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/uCode.v:22]
INFO: [Synth 8-6157] synthesizing module 'Weights_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Weights_RAM.v:23]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter CONV1D_1st bound to: 5'b10000 
	Parameter CONV1D_2nd bound to: 5'b01000 
	Parameter CONV1D_3rd bound to: 5'b00100 
	Parameter FC_1st bound to: 5'b00010 
	Parameter FC_2nd bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'CONV1D_1st_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:22]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:43]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:44]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:45]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:46]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:47]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:48]
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_1st_RAM' (2#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_RAM.v:22]
INFO: [Synth 8-6157] synthesizing module 'CONV1D_2nd_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v:22]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v:42]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v:43]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v:44]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v:45]
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_2nd_RAM' (3#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_RAM.v:22]
INFO: [Synth 8-6157] synthesizing module 'CONV1D_3rd_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v:22]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v:42]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v:43]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v:44]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v:45]
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_3rd_RAM' (4#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_RAM.v:22]
INFO: [Synth 8-6157] synthesizing module 'FC_1st_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:22]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 112 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:44]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:45]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:46]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:47]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:48]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:49]
INFO: [Synth 8-6155] done synthesizing module 'FC_1st_RAM' (5#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_RAM.v:22]
INFO: [Synth 8-6157] synthesizing module 'FC_2nd_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:22]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:43]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:44]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:45]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:46]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:47]
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:48]
INFO: [Synth 8-6155] done synthesizing module 'FC_2nd_RAM' (6#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_RAM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Weights_RAM' (7#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Weights_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiply' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Multiply.v:23]
	Parameter Bit_width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply' (8#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Multiply.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Adder.v:23]
	Parameter Bit_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (9#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator.v:22]
	Parameter Bit_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (10#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator.v:22]
INFO: [Synth 8-6157] synthesizing module 'Comparator_2_into_1' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator_2_into_1.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator_2_into_1' (11#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Comparator_2_into_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Compute_Processor' (12#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Compute_processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Data_RAM.v:23]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 256 - type: integer 
	Parameter Receiver bound to: 9'b100000000 
	Parameter Transmitter bound to: 9'b010000000 
	Parameter CONV1D_1st bound to: 9'b001000000 
	Parameter MaxPool bound to: 9'b000100000 
	Parameter CONV1D_2nd bound to: 9'b000010000 
	Parameter CONV1D_3rd bound to: 9'b000001000 
	Parameter Global_MaxPool bound to: 9'b000000100 
	Parameter FC_1st bound to: 9'b000000010 
	Parameter FC_2nd bound to: 9'b000000001 
INFO: [Synth 8-6157] synthesizing module 'CONV1D_1st_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:30]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:31]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:32]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:33]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_1st_Data_RAM' (13#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_1st_Data_RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MaxPool_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:43]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:44]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:45]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:46]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:47]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:48]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:49]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:50]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:52]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:53]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:54]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:55]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:56]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:57]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:58]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:59]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:61]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:62]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:63]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:64]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:65]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:66]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:67]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:68]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:70]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:71]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:72]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:73]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:74]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:75]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:76]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:77]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:79]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:80]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:81]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:82]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:83]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:84]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:85]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:86]
INFO: [Synth 8-226] default block is never used [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:139]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool_Data_RAM' (14#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/MaxPool_Data_RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'CONV1D_2nd_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_Data_RAM.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 256 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_Data_RAM.v:55]
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_2nd_Data_RAM' (15#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_2nd_Data_RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'CONV1D_3rd_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_Data_RAM.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_3rd_Data_RAM' (16#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/CONV1D_3rd_Data_RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'FC_1st_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_Data_RAM.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FC_1st_Data_RAM' (17#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_1st_Data_RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'FC_2nd_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_Data_RAM.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FC_2nd_Data_RAM' (18#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/FC_2nd_Data_RAM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Data_RAM' (19#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Data_RAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_Flow_ctrl' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX_Flow_ctrl.v:3]
	Parameter IDLE bound to: 4'b0001 
	Parameter Msg bound to: 4'b0010 
	Parameter Class bound to: 4'b0100 
	Parameter Return bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* ROM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX_Flow_ctrl.v:13]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX.v:23]
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
	Parameter CLKS_PER_BIT bound to: 1250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (20#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_Flow_ctrl' (21#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_TX_Flow_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_Flow_ctrl' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:23]
	Parameter Bit_width_counter bound to: 4 - type: integer 
	Parameter special_state bound to: 5'b00000 
	Parameter Byte_0 bound to: 5'b00001 
	Parameter Byte_1 bound to: 5'b00010 
	Parameter Byte_2 bound to: 5'b00100 
	Parameter Byte_3 bound to: 5'b01000 
	Parameter Byte_4 bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:64]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX.v:23]
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (22#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_Flow_ctrl' (23#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (24#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/new/Wrapper.v:3]
WARNING: [Synth 8-3331] design Data_RAM has unconnected port Data_Read_uCode[14]
WARNING: [Synth 8-3331] design Data_RAM has unconnected port Data_Write_uCode[8]
WARNING: [Synth 8-3331] design Data_RAM has unconnected port Data_Write_uCode[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 911.555 ; gain = 315.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 911.555 ; gain = 315.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 911.555 ; gain = 315.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 911.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1034.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1034.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1034.344 ; gain = 437.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1034.344 ; gain = 437.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1034.344 ; gain = 437.789
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Data_Write_uCode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-7031] Trying to map ROM "RAM_0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "RAM_5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'Compute_stage_reg' in module 'Compute_Processor'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-802] inferred FSM for state register 'TX_state_reg' in module 'UART_TX_Flow_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_machine_reg' in module 'Wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              CONV1D_1st |                        001000000 |                        001000000
                 MaxPool |                        000100000 |                        000100000
              CONV1D_2nd |                        000010000 |                        000010000
              CONV1D_3rd |                        000001000 |                        000001000
                  FC_1st |                        000000010 |                        000000010
                  FC_2nd |                        000000001 |                        000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'Compute_stage_reg' in module 'Compute_Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                             0001
                     Msg |                            00010 |                             0010
                   Class |                            00100 |                             0100
                  Return |                            01000 |                             1000
                  iSTATE |                            10000 |                             0000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TX_state_reg' using encoding 'one-hot' in module 'UART_TX_Flow_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                      RX |                              001 |                              001
                 Compute |                              010 |                              010
                      TX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_machine_reg' in module 'Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1034.344 ; gain = 437.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 113   
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 31    
+---RAMs : 
	               8K Bit         RAMs := 45    
	               4K Bit         RAMs := 24    
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   7 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 9     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 78    
	   8 Input     16 Bit        Muxes := 9     
	   7 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 15    
	   7 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 16    
	   7 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 123   
	   4 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module uCode 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   7 Input     24 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module CONV1D_1st_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 6     
Module CONV1D_2nd_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 4     
Module CONV1D_3rd_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 4     
Module FC_1st_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 6     
Module FC_2nd_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 5     
Module Weights_RAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
Module Multiply 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module Comparator_2_into_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Compute_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 11    
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
Module CONV1D_1st_Data_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
+---RAMs : 
	               8K Bit         RAMs := 5     
Module MaxPool_Data_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 40    
+---RAMs : 
	               8K Bit         RAMs := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 98    
Module CONV1D_2nd_Data_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	               4K Bit         RAMs := 8     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 8     
Module CONV1D_3rd_Data_RAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module FC_1st_Data_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module FC_2nd_Data_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 5     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module Data_RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 10    
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module UART_TX_Flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module UART_RX_Flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Data_Write_uCode" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul_result_11, operation Mode is: A*B.
DSP Report: operator mul_result_11 is absorbed into DSP mul_result_11.
DSP Report: Generating DSP mul_result_21, operation Mode is: A*B.
DSP Report: operator mul_result_21 is absorbed into DSP mul_result_21.
DSP Report: Generating DSP mul_result_31, operation Mode is: A*B.
DSP Report: operator mul_result_31 is absorbed into DSP mul_result_31.
DSP Report: Generating DSP mul_result_41, operation Mode is: A*B.
DSP Report: operator mul_result_41 is absorbed into DSP mul_result_41.
DSP Report: Generating DSP mul_result_51, operation Mode is: A*B.
DSP Report: operator mul_result_51 is absorbed into DSP mul_result_51.
INFO: [Synth 8-4471] merging register 'UART_RX_Controller/Received_0_reg[15:0]' into 'UART_RX_Controller/Received_0_reg[15:0]' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:73]
INFO: [Synth 8-4471] merging register 'UART_RX_Controller/Received_1_reg[15:0]' into 'UART_RX_Controller/Received_1_reg[15:0]' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:92]
INFO: [Synth 8-4471] merging register 'UART_RX_Controller/Received_2_reg[15:0]' into 'UART_RX_Controller/Received_2_reg[15:0]' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:109]
INFO: [Synth 8-4471] merging register 'UART_RX_Controller/Received_3_reg[15:0]' into 'UART_RX_Controller/Received_3_reg[15:0]' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.srcs/sources_1/imports/new/UART_RX_Flow_ctrl.v:128]
WARNING: [Synth 8-3331] design Data_RAM has unconnected port Data_Read_uCode[14]
WARNING: [Synth 8-3331] design Data_RAM has unconnected port Data_Write_uCode[8]
WARNING: [Synth 8-3331] design Data_RAM has unconnected port Data_Write_uCode[3]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Data_RAM/CONV1D_1st_Data_RAM/RAM_0_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Data_RAM/CONV1D_1st_Data_RAM/RAM_1_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Data_RAM/CONV1D_1st_Data_RAM/RAM_2_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Data_RAM/CONV1D_1st_Data_RAM/RAM_3_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Data_RAM/CONV1D_1st_Data_RAM/RAM_4_reg to conserve power
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[1]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[8]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[6]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[4]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[5]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[6]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[7]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[11]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[10]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[2]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[3]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_0_reg[4]' (FD_1) to 'Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_0_reg[0]' (FD_1) to 'Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/Weights_RAM/\FC_2nd_RAM/data_out_0_reg[1] )
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_0_reg[2]' (FD_1) to 'Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[6]' (FDE) to 'Data_Write_uCode_RX_TX_reg[5]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[5]' (FDE) to 'Data_Write_uCode_RX_TX_reg[13]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[13]' (FDE) to 'Data_Write_uCode_RX_TX_reg[14]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[14]' (FDE) to 'Data_Write_uCode_RX_TX_reg[4]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[4]' (FDE) to 'Data_Write_uCode_RX_TX_reg[2]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[2]' (FDE) to 'Data_Write_uCode_RX_TX_reg[10]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[23]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[24]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[25]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[26]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[27]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[28]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[29]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[30]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[30]' (FD) to 'Compute_Processor/Mul_output_mul_data_ALU_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Compute_stage_reg[8]' (FDRE) to 'Compute_Processor/Compute_stage_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Compute_stage_reg[7]' (FDRE) to 'Compute_Processor/Compute_stage_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/\Compute_stage_reg[2] )
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[10]' (FDE) to 'Data_Write_uCode_RX_TX_reg[12]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[12]' (FDE) to 'Data_Write_uCode_RX_TX_reg[11]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[11]' (FDE) to 'Data_Write_uCode_RX_TX_reg[7]'
INFO: [Synth 8-3886] merging instance 'Data_Write_uCode_RX_TX_reg[7]' (FDE) to 'Data_Write_uCode_RX_TX_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/uCode_gen/\Data_Read_uCode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Data_Write_uCode_RX_TX_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_Controller/TX_data_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[3]' (FD) to 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[9]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[9]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[8]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Path_Enable_Reg_reg[4]' (FD) to 'Compute_Processor/Mul_Path_Enable_Reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Path_Enable_Reg_reg[0]' (FD) to 'Compute_Processor/Mul_Path_Enable_Reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Path_Enable_Reg_reg[2]' (FD) to 'Compute_Processor/Mul_Path_Enable_Reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Adder_Ctrl_Reg_reg[1]' (FD) to 'Compute_Processor/Adder_Ctrl_Reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Path_Enable_reg[4]' (FD) to 'Compute_Processor/Mul_Path_Enable_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Path_Enable_reg[0]' (FD) to 'Compute_Processor/Mul_Path_Enable_reg[1]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Path_Enable_reg[2]' (FD) to 'Compute_Processor/Mul_Path_Enable_reg[3]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Adder_Ctrl_MUL_reg[1]' (FD) to 'Compute_Processor/Adder_Ctrl_MUL_reg[0]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Adder_Ctrl_reg[1]' (FD) to 'Compute_Processor/Adder_Ctrl_reg[0]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[9]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/uCode_gen/\Data_Read_uCode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/\Data_Read_Control_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_Controller/UART_TX/r_Tx_Data_reg[7] )
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[9]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[9]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Read_Control_reg[3]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[9]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Read_Control_reg[9]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/\Data_Read_Control_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/\Data_Write_Control_MUL_reg[9] )
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_MUL_reg[9]' (FD) to 'Compute_Processor/Data_Write_Control_ALU_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/\Data_Write_Control_ALU_reg[9] )
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_reg[9]' (FD) to 'Compute_Processor/Data_Write_Control_ALU_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Compute_Processor/\Data_Write_Control_ALU_reg[9] )
WARNING: [Synth 8-3332] Sequential element (UART_TX_Controller/FSM_onehot_TX_state_reg[4]) is unused and will be removed from module Wrapper.
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[0]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[7]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/ALU_Mux_Reg_reg' (FD) to 'Compute_Processor/Mul_Mux_Sel_Reg_reg'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Mul_Mux_Sel_Reg_reg' (FD) to 'Compute_Processor/Mul_Mux_Control_reg_reg'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/ALU_Mux_MUL_reg' (FD) to 'Compute_Processor/MUL_Mux_Sel_reg'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/MUL_Mux_Control_reg' (FD) to 'Compute_Processor/MUL_Mux_Sel_reg'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[2]' (FD) to 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[4]' (FD) to 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[3]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[6]' (FD) to 'Compute_Processor/uCode_gen/pipeline_uCode_reg[3]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[5]' (FD) to 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[4]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[1]' (FD) to 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[5]' (FD) to 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[7]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[4]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[5]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[3]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[4]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Weight_Read_uCode_reg[2]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[1]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[1]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/pipeline_uCode_reg[3]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[6]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/uCode_gen/Data_Write_uCode_reg[7]' (FD) to 'Compute_Processor/uCode_gen/Data_Read_uCode_reg[7]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[2]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[4]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[4]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[6]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[6]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[5]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[5]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weight_Read_Control_reg[1]' (FDE) to 'Compute_Processor/Data_Write_Control_Reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weight_Read_Control_reg[5]' (FDE) to 'Compute_Processor/Data_Write_Control_Reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weight_Read_Control_reg[4]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[5]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weight_Read_Control_reg[3]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[4]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Weight_Read_Control_reg[2]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[2]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[1]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[1]'
INFO: [Synth 8-3886] merging instance 'Compute_Processor/Data_Write_Control_Reg_reg[7]' (FDE) to 'Compute_Processor/Data_Read_Control_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1034.344 ; gain = 437.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_0_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_1_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_2_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_3_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_4_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object                                   | Inference | Size (Depth x Width) | Primitives                 | 
+------------+----------------------------------------------+-----------+----------------------+----------------------------+
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_1_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_3_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_4_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_5_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_6_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_7_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_0_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_1_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_2_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_4_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_5_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_6_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_7_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_1_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_2_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_3_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_4_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_5_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_6_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_7_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/FC_1st_Data_RAM/RAM_reg             | Implied   | 32 x 16              | RAM32M x 15	               | 
|Wrapper     | Data_RAM/FC_2nd_Data_RAM/RAM_reg             | Implied   | 16 x 16              | RAM32M x 15	               | 
+------------+----------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1073.930 ; gain = 477.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1219.629 ; gain = 623.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_0_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_1_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_2_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_3_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/CONV1D_1st_Data_RAM/RAM_4_reg | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_A_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_B_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_C_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_D_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_0_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_1_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_2_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_3_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_4_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_5_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_6_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|Wrapper     | Data_RAM/MaxPool_Data_RAM/RAM_7_E_reg  | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------------------------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object                                   | Inference | Size (Depth x Width) | Primitives                 | 
+------------+----------------------------------------------+-----------+----------------------+----------------------------+
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_0_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_1_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_2_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_3_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_4_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_5_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_6_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_2nd_Data_RAM/RAM_7_reg       | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_0_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_1_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_2_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_3_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_4_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_5_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_6_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_1/RAM_7_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_0_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_1_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_2_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_3_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_4_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_5_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_6_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/CONV1D_3rd_Data_RAM/RAM_0/RAM_7_reg | Implied   | 256 x 16             | RAM64X1D x 12	RAM64M x 60	 | 
|Wrapper     | Data_RAM/FC_1st_Data_RAM/RAM_reg             | Implied   | 32 x 16              | RAM32M x 15	               | 
|Wrapper     | Data_RAM/FC_2nd_Data_RAM/RAM_reg             | Implied   | 16 x 16              | RAM32M x 15	               | 
+------------+----------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `Wrapper`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `Wrapper' done


INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_1st_RAM/data_out_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_1st_RAM/data_out_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_1st_RAM/data_out_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_1st_RAM/data_out_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_1st_RAM/data_out_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_1st_RAM/data_out_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_2nd_RAM/data_out_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_2nd_RAM/data_out_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_2nd_RAM/data_out_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_2nd_RAM/data_out_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_3rd_RAM/data_out_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_3rd_RAM/data_out_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_3rd_RAM/data_out_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/CONV1D_3rd_RAM/data_out_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_1st_RAM/data_out_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_1st_RAM/data_out_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_1st_RAM/data_out_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_1st_RAM/data_out_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_1st_RAM/data_out_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_1st_RAM/data_out_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Compute_Processor/Weights_RAM/FC_2nd_RAM/data_out_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/CONV1D_1st_Data_RAM/RAM_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/CONV1D_1st_Data_RAM/RAM_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/CONV1D_1st_Data_RAM/RAM_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/CONV1D_1st_Data_RAM/RAM_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/CONV1D_1st_Data_RAM/RAM_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_0_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_1_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_2_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_3_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_4_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_5_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_6_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_7_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_0_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_1_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_2_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_3_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_4_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_5_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_6_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_7_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_0_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_1_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_2_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_3_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_4_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_5_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_6_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_7_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_0_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_1_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_2_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_3_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_4_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_5_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_6_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_7_D_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_0_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_1_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_2_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_3_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_4_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_5_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_6_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance Data_RAM/MaxPool_Data_RAM/RAM_7_E_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1222.047 ; gain = 625.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'Wrapper'
[INFO] Found 1 combinational gated clocks in this module ('Wrapper')
End Gated Clock analysis for module 'Wrapper'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1227.816 ; gain = 631.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1227.816 ; gain = 631.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1227.816 ; gain = 631.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1227.816 ; gain = 631.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1227.828 ; gain = 631.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1227.828 ; gain = 631.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Wrapper     | Compute_Processor/Compute_Done_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Wrapper     | Compute_Processor/Comparator_Ctrl_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    89|
|3     |DSP48E1_1   |     5|
|4     |LUT1        |    57|
|5     |LUT2        |   398|
|6     |LUT3        |   387|
|7     |LUT4        |   621|
|8     |LUT5        |   359|
|9     |LUT6        |  2454|
|10    |MUXF7       |   367|
|11    |RAM32M      |    30|
|12    |RAM64M      |  1440|
|13    |RAM64X1D    |   288|
|14    |RAMB18E1    |     1|
|15    |RAMB18E1_1  |     1|
|16    |RAMB18E1_10 |     1|
|17    |RAMB18E1_11 |     1|
|18    |RAMB18E1_12 |     1|
|19    |RAMB18E1_13 |     1|
|20    |RAMB18E1_14 |     1|
|21    |RAMB18E1_15 |     1|
|22    |RAMB18E1_16 |     1|
|23    |RAMB18E1_17 |     1|
|24    |RAMB18E1_18 |     1|
|25    |RAMB18E1_19 |     1|
|26    |RAMB18E1_2  |     1|
|27    |RAMB18E1_20 |     1|
|28    |RAMB18E1_21 |     1|
|29    |RAMB18E1_22 |     1|
|30    |RAMB18E1_23 |     1|
|31    |RAMB18E1_24 |     1|
|32    |RAMB18E1_25 |    45|
|33    |RAMB18E1_3  |     1|
|34    |RAMB18E1_4  |     1|
|35    |RAMB18E1_5  |     1|
|36    |RAMB18E1_6  |     1|
|37    |RAMB18E1_7  |     1|
|38    |RAMB18E1_8  |     1|
|39    |RAMB18E1_9  |     1|
|40    |SRL16E      |     2|
|41    |FDRE        |  1001|
|42    |FDSE        |     1|
|43    |IBUF        |     2|
|44    |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+----------------------+------+
|      |Instance                   |Module                |Cells |
+------+---------------------------+----------------------+------+
|1     |top                        |                      |  7573|
|2     |  Compute_Processor        |Compute_Processor     |  2664|
|3     |    Comparator_2_into_1    |Comparator_2_into_1   |    52|
|4     |    Multiply_unit_parallel |Multiply              |   526|
|5     |    Weights_RAM            |Weights_RAM           |   203|
|6     |      CONV1D_1st_RAM       |CONV1D_1st_RAM        |     7|
|7     |      CONV1D_2nd_RAM       |CONV1D_2nd_RAM        |    20|
|8     |      CONV1D_3rd_RAM       |CONV1D_3rd_RAM        |    17|
|9     |      FC_1st_RAM           |FC_1st_RAM            |    16|
|10    |      FC_2nd_RAM           |FC_2nd_RAM            |   143|
|11    |    uCode_gen              |uCode                 |   114|
|12    |  Data_RAM                 |Data_RAM              |  4249|
|13    |    CONV1D_1st_Data_RAM    |CONV1D_1st_Data_RAM   |     6|
|14    |    CONV1D_2nd_Data_RAM    |CONV1D_2nd_Data_RAM   |  1248|
|15    |    CONV1D_3rd_Data_RAM    |CONV1D_3rd_Data_RAM   |  2501|
|16    |      RAM_0                |CONV1D_2nd_Data_RAM_0 |  1249|
|17    |      RAM_1                |CONV1D_2nd_Data_RAM_1 |  1252|
|18    |    FC_1st_Data_RAM        |FC_1st_Data_RAM       |   102|
|19    |    FC_2nd_Data_RAM        |FC_2nd_Data_RAM       |    95|
|20    |    MaxPool_Data_RAM       |MaxPool_Data_RAM      |   281|
|21    |  UART_RX_Controller       |UART_RX_Flow_ctrl     |   487|
|22    |    UART_RX                |UART_RX               |   118|
|23    |  UART_TX_Controller       |UART_TX_Flow_ctrl     |   107|
|24    |    UART_TX                |UART_TX               |    66|
+------+---------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1227.828 ; gain = 631.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1227.828 ; gain = 508.484
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1227.828 ; gain = 631.273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1239.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1873 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1239.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1758 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 30 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 1440 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E(x2)): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
338 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 1239.910 ; gain = 936.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1239.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Final Complete NN Implementation/FYP_CNN_FPGA/FYP_CNN_FPGA.runs/synth_2/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  6 21:50:23 2022...
