$date
	Sun Oct 23 03:42:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189093
b11000 !
1"
#189094
b11000 &
b11000 %
1$
#189095
0"
#189098
b1100 &
b1100 %
#189102
b110 &
b110 %
#189106
b11 &
b11 %
#189110
b1010 &
b1010 %
#189114
b101 &
b101 %
#189118
b10000 &
b10000 %
#189122
b1000 &
b1000 %
#189126
b100 &
b100 %
#189130
b10 &
b10 %
#189134
b1 &
1#
b1 %
#189138
b0 &
b0 %
0#
0$
#1165901
b10000 !
1"
#1165902
b10000 &
b10000 %
1$
#1165903
0"
#1165906
b1000 &
b1000 %
#1165910
b100 &
b100 %
#1165914
b10 &
b10 %
#1165918
b1 &
1#
b1 %
#1165922
b0 &
b0 %
0#
0$
#2131697
b10010 !
1"
#2131698
b10010 &
b10010 %
1$
#2131699
0"
#2131702
b1001 &
b1001 %
#2131706
b11100 &
b11100 %
#2131710
b1110 &
b1110 %
#2131714
b111 &
b111 %
#2131718
b10110 &
b10110 %
#2131722
b1011 &
b1011 %
#2131726
b100010 &
b100010 %
#2131730
b10001 &
b10001 %
#2131734
b110100 &
b110100 %
#2131738
b11010 &
b11010 %
#2131742
b1101 &
b1101 %
#2131746
b101000 &
b101000 %
#2131750
b10100 &
b10100 %
#2131754
b1010 &
b1010 %
#2131758
b101 &
b101 %
#2131762
b10000 &
b10000 %
#2131766
b1000 &
b1000 %
#2131770
b100 &
b100 %
#2131774
b10 &
b10 %
#2131778
b1 &
b1 %
1#
#2131782
b0 &
0#
b0 %
0$
#4500012
