---
ENTRYTYPE: article
added: 2020-07-14
authors:
- Andries van Dam
- Mario R. Barbacci
- Constantine Halatsis
- J. Joosten
- M. Letheren
bibsource: dblp computer science bibliography, https://dblp.org
biburl: https://dblp.org/rec/journals/tc/DamBHJL81.bib
doi: 10.1109/TC.1981.1675830
journal: IEEE Trans. Computers
layout: paper
link: https://doi.org/10.1109/TC.1981.1675830
number: '7'
pages: 513-519
read: false
readings: []
timestamp: Sat, 20 May 2017 01:00:00 +0200
title: Simulation of a horizontal bit-sliced processor using the ISPS architecture simulation facility
url: https://doi.org/10.1109/TC.1981.1675830
volume: '30'
year: 1981
notes:
- ISPS
papers:
---
{% include links.html %}
