# TFE4171 - Design of Digital Systems 2: SVA verification tasks
Verification of digital designs using SystermVerilog Assertions. Exercises and semesterproject.
