#--- source.hlsl
Buffer<int4> X : register(t0);
RWStructuredBuffer<int> Out : register(u1);

[numthreads(1,1,1)]
void main() {
  // Index 0: Tile 0. Mapped.
  Out[0] = X.Load(0).x;
  // Index 5000: Tile 1 (offset 80000). Mapped (TilesMapped: 2 = 128KB).
  Out[1] = X.Load(5000).x;
}

//--- pipeline.yaml
---

Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: X
    Format: Int32
    Channels: 4
    FillSize: 131072
    FillValue: 9001
  - Name: Out
    Format: Int32
    Stride: 4
    FillSize: 8
DescriptorSets:
  - Resources:
    - Name: X
      Kind: Buffer
      IsReserved: true
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
      TilesMapped: 2
    - Name: Out
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
#--- end

# REQUIRES: !Vulkan || sparseBinding
# REQUIRES: !Vulkan || sparseResidencyBuffer

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_5 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o | FileCheck %s

# CHECK:      - Name:            Out
# CHECK-NEXT:   Format:          Int32
# CHECK-NEXT:   Stride:          4
# CHECK-NEXT:   Data:            [ 9001, 9001 ]
