Clock Mux
===================

.. image:: /Research/FPGAdescription/4differentclocks.png

The Clock Mux will make possible for each Tile to have 4 different options of clock.

.. image:: /Research/FPGAdescription/clock_mux.png

(Schematic taken from Sue)

.. image:: /Research/FPGAdescription/clock_mux_inside.png

(Schematic taken from Sue)

4 SRAM cells with level shifters are used to control the 4 different pass transistors available.
