Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Wed Oct 21 14:55:25 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.798        0.000                      0                24103        0.010        0.000                      0                24103        0.455        0.000                       0                 10527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)           Period(ns)      Frequency(MHz)
-----                   ------------           ----------      --------------
clk_100_p               {0.000 3.906}          7.812           128.008         
  user_clk_mmcm         {0.000 1.953}          3.906           256.016         
clk_pl_0                {0.000 5.000}          10.000          100.000         
ethclk0                 {0.000 3.200}          6.400           156.250         
  dclk_buf              {0.000 6.400}          12.800          78.125          
  qpll0clk_in[0]        {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]     {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]     {0.000 3.200}          6.400           156.250         
    txoutclkpcs_out[0]  {0.000 3.103}          6.206           161.133         
  qpll0refclk_in[0]     {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                                 1.562        0.000                       0                     2  
  user_clk_mmcm               1.798        0.000                      0                 3460        0.012        0.000                      0                 3460        0.515        0.000                       0                  1892  
clk_pl_0                      3.941        0.000                      0                10171        0.010        0.000                      0                10171        3.500        0.000                       0                  4514  
ethclk0                                                                                                                                                                   1.280        0.000                       0                     2  
  dclk_buf                   11.172        0.000                      0                  309        0.039        0.000                      0                  309        4.600        0.000                       0                   194  
    rxoutclk_out[0]           3.510        0.000                      0                 3991        0.012        0.000                      0                 3991        0.455        0.000                       0                  1794  
    txoutclk_out[0]           3.564        0.000                      0                 4399        0.011        0.000                      0                 4399        0.601        0.000                       0                  2119  
    txoutclkpcs_out[0]        5.174        0.000                      0                    8        0.146        0.000                      0                    8        2.828        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rxoutclk_out[0]  dclk_buf               2.193        0.000                      0                    1        0.548        0.000                      0                    1  
txoutclk_out[0]  rxoutclk_out[0]        4.618        0.000                      0                    3        0.127        0.000                      0                    3  
rxoutclk_out[0]  txoutclk_out[0]        3.523        0.000                      0                  127        0.016        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.463        0.000                      0                  962        0.120        0.000                      0                  962  
**async_default**  rxoutclk_out[0]    rxoutclk_out[0]          5.613        0.000                      0                   12        0.122        0.000                      0                   12  
**async_default**  txoutclk_out[0]    txoutclk_out[0]          4.733        0.000                      0                  615        0.098        0.000                      0                  615  
**async_default**  user_clk_mmcm      user_clk_mmcm            2.898        0.000                      0                  134        0.104        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         7.812       6.522      BUFGCE_X0Y2  zcu111_infr_inst/clk_100_BUFGCE_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/led_up_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_inst/tengbe_test_struct/led1_gbe0_up/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.080ns (4.334%)  route 1.766ns (95.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 7.907 - 3.906 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.944ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.859ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.046     3.810    tengbe_test_gbe0/O[0]
    SLICE_X30Y150        FDRE                                         r  tengbe_test_gbe0/led_up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y150        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.890 r  tengbe_test_gbe0/led_up_reg_reg/Q
                         net (fo=2, routed)           1.766     5.656    tengbe_test_inst/tengbe_test_struct/led1_gbe0_up/convert/latency_test.reg/partial_one.last_srlc33e/tengbe_test_gbe0_led_up[0]
    SLICE_X53Y71         FDRE                                         r  tengbe_test_inst/tengbe_test_struct/led1_gbe0_up/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.736     7.907    tengbe_test_inst/tengbe_test_struct/led1_gbe0_up/convert/latency_test.reg/partial_one.last_srlc33e/O[0]
    SLICE_X53Y71         FDRE                                         r  tengbe_test_inst/tengbe_test_struct/led1_gbe0_up/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism             -0.416     7.491    
                         clock uncertainty           -0.062     7.430    
    SLICE_X53Y71         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.455    tengbe_test_inst/tengbe_test_struct/led1_gbe0_up/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.170ns (10.658%)  route 1.425ns (89.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 7.985 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.859ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.270     5.419    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.814     7.985    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[1]/C
                         clock pessimism             -0.416     7.569    
                         clock uncertainty           -0.062     7.508    
    SLICE_X28Y111        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.434    tengbe_test_gbe0/tge_tx_inst/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.170ns (10.658%)  route 1.425ns (89.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 7.985 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.859ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.270     5.419    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.814     7.985    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[2]/C
                         clock pessimism             -0.416     7.569    
                         clock uncertainty           -0.062     7.508    
    SLICE_X28Y111        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.434    tengbe_test_gbe0/tge_tx_inst/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.170ns (10.658%)  route 1.425ns (89.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 7.985 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.859ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.270     5.419    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.814     7.985    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[3]/C
                         clock pessimism             -0.416     7.569    
                         clock uncertainty           -0.062     7.508    
    SLICE_X28Y111        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     7.434    tengbe_test_gbe0/tge_tx_inst/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.170ns (10.658%)  route 1.425ns (89.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 7.985 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.859ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.270     5.419    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.814     7.985    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[4]/C
                         clock pessimism             -0.416     7.569    
                         clock uncertainty           -0.062     7.508    
    SLICE_X28Y111        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     7.434    tengbe_test_gbe0/tge_tx_inst/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.170ns (10.678%)  route 1.422ns (89.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 7.984 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.859ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.267     5.416    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.813     7.984    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[5]/C
                         clock pessimism             -0.416     7.568    
                         clock uncertainty           -0.062     7.507    
    SLICE_X28Y111        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.433    tengbe_test_gbe0/tge_tx_inst/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.170ns (10.678%)  route 1.422ns (89.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 7.984 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.859ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.267     5.416    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.813     7.984    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[6]/C
                         clock pessimism             -0.416     7.568    
                         clock uncertainty           -0.062     7.507    
    SLICE_X28Y111        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     7.433    tengbe_test_gbe0/tge_tx_inst/data_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.170ns (10.678%)  route 1.422ns (89.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 7.984 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.859ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.267     5.416    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.813     7.984    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[7]/C
                         clock pessimism             -0.416     7.568    
                         clock uncertainty           -0.062     7.507    
    SLICE_X28Y111        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074     7.433    tengbe_test_gbe0/tge_tx_inst/data_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.170ns (10.678%)  route 1.422ns (89.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 7.984 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.859ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.267     5.416    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.813     7.984    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y111        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[8]/C
                         clock pessimism             -0.416     7.568    
                         clock uncertainty           -0.062     7.507    
    SLICE_X28Y111        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     7.433    tengbe_test_gbe0/tge_tx_inst/data_count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/app_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/data_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.170ns (10.759%)  route 1.410ns (89.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.981 - 3.906 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.060ns (routing 0.944ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.859ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.060     3.824    tengbe_test_gbe0/O[0]
    SLICE_X32Y132        FDRE                                         r  tengbe_test_gbe0/app_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.905 r  tengbe_test_gbe0/app_rst_reg/Q
                         net (fo=23, routed)          1.155     5.060    tengbe_test_gbe0/tge_tx_inst/app_rst
    SLICE_X29Y110        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.149 r  tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1/O
                         net (fo=16, routed)          0.255     5.404    tengbe_test_gbe0/tge_tx_inst/data_count[15]_i_1_n_0
    SLICE_X29Y111        FDSE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.810     7.981    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X29Y111        FDSE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[0]/C
                         clock pessimism             -0.416     7.565    
                         clock uncertainty           -0.062     7.504    
    SLICE_X29Y111        FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     7.430    tengbe_test_gbe0/tge_tx_inst/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  2.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/count_reg_20_23_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.795ns (routing 0.859ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.048ns (routing 0.944ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.795     4.060    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/O[0]
    SLICE_X30Y96         FDRE                                         r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/count_reg_20_23_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.118 r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/count_reg_20_23_reg[27]/Q
                         net (fo=2, routed)           0.120     4.238    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/count_reg_20_23_reg[27]
    SLICE_X27Y96         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.048     3.812    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/O[0]
    SLICE_X27Y96         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][27]_srl3/CLK
                         clock pessimism              0.359     4.172    
    SLICE_X27Y96         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     4.226    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][27]_srl3
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.827ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      1.812ns (routing 0.859ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.944ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.812     4.077    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X25Y109        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.137 r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[7]/Q
                         net (fo=1, routed)           0.075     4.212    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X24Y109        RAMD32                                       r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.063     3.827    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y109        RAMD32                                       r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.311     4.139    
    SLICE_X24Y109        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     4.198    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.212    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/data_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_63/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.057ns (28.218%)  route 0.145ns (71.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.809ns (routing 0.859ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.944ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.809     4.074    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X28Y112        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.131 r  tengbe_test_gbe0/tge_tx_inst/data_count_reg[14]/Q
                         net (fo=2, routed)           0.145     4.276    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_63/DID0
    SLICE_X27Y111        RAMD32                                       r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_63/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.061     3.825    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_63/WCLK
    SLICE_X27Y111        RAMD32                                       r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_63/RAMD/CLK
                         clock pessimism              0.359     4.185    
    SLICE_X27Y111        RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     4.261    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_56_63/RAMD
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr_ctr/count_reg_20_23_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/op_mem_20_24_reg[0][9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.175%)  route 0.059ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.117ns (routing 0.516ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.573ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.117     2.349    tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr_ctr/O[0]
    SLICE_X28Y98         FDRE                                         r  tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr_ctr/count_reg_20_23_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.387 r  tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr_ctr/count_reg_20_23_reg[9]/Q
                         net (fo=2, routed)           0.059     2.446    tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/count_reg_20_23_reg[9]
    SLICE_X28Y96         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/op_mem_20_24_reg[0][9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.273     2.192    tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/O[0]
    SLICE_X28Y96         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/op_mem_20_24_reg[0][9]_srl3/CLK
                         clock pessimism              0.192     2.384    
    SLICE_X28Y96         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.045     2.429    tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/op_mem_20_24_reg[0][9]_srl3
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/count_reg_20_23_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.037ns (36.275%)  route 0.065ns (63.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.109ns (routing 0.516ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.573ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.109     2.341    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/O[0]
    SLICE_X30Y94         FDRE                                         r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/count_reg_20_23_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.378 r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_ctr/count_reg_20_23_reg[13]/Q
                         net (fo=2, routed)           0.065     2.443    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/count_reg_20_23_reg[13]
    SLICE_X30Y92         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.269     2.188    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/O[0]
    SLICE_X30Y92         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][13]_srl3/CLK
                         clock pessimism              0.192     2.380    
    SLICE_X30Y92         SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.046     2.426    tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][13]_srl3
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr_ctr/count_reg_20_23_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.119%)  route 0.109ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.809ns
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      1.807ns (routing 0.859ns, distribution 0.948ns)
  Clock Net Delay (Destination): 2.045ns (routing 0.944ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.873    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.897 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     1.397    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.027 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.241    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.265 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.807     4.072    tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr_ctr/O[0]
    SLICE_X29Y100        FDRE                                         r  tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr_ctr/count_reg_20_23_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.131 r  tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr_ctr/count_reg_20_23_reg[11]/Q
                         net (fo=2, routed)           0.109     4.240    tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/count_reg_20_23_reg[11]
    SLICE_X30Y98         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.045     3.809    tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/O[0]
    SLICE_X30Y98         SRL16E                                       r  tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][11]_srl3/CLK
                         clock pessimism              0.359     4.169    
    SLICE_X30Y98         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     4.223    tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][11]_srl3
  -------------------------------------------------------------------
                         required time                         -4.223    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbe_test_dest_ip/sBus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.124ns (routing 0.516ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.573ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.124     2.356    tengbe_test_dest_ip/O[0]
    SLICE_X25Y107        FDRE                                         r  tengbe_test_dest_ip/sBus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.395 r  tengbe_test_dest_ip/sBus_reg[10]/Q
                         net (fo=1, routed)           0.033     2.428    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ip[10]
    SLICE_X25Y107        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.265     2.184    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X25Y107        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[10]/C
                         clock pessimism              0.178     2.362    
    SLICE_X25Y107        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.409    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbe_test_dest_ip/sBus_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.119ns (routing 0.516ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.573ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.119     2.351    tengbe_test_dest_ip/O[0]
    SLICE_X25Y109        FDRE                                         r  tengbe_test_dest_ip/sBus_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.390 r  tengbe_test_dest_ip/sBus_reg[22]/Q
                         net (fo=1, routed)           0.033     2.423    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ip[22]
    SLICE_X25Y109        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.258     2.177    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X25Y109        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[22]/C
                         clock pessimism              0.180     2.357    
    SLICE_X25Y109        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.404    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbe_test_dest_ip/sBus_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.128ns (routing 0.516ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.573ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.128     2.360    tengbe_test_dest_ip/O[0]
    SLICE_X25Y108        FDRE                                         r  tengbe_test_dest_ip/sBus_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y108        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.399 r  tengbe_test_dest_ip/sBus_reg[26]/Q
                         net (fo=1, routed)           0.033     2.432    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ip[26]
    SLICE_X25Y108        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.270     2.189    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X25Y108        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[26]/C
                         clock pessimism              0.177     2.366    
    SLICE_X25Y108        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.413    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_ipR_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbe_test_dest_port/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.120ns (routing 0.516ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.573ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.120     2.352    tengbe_test_dest_port/O[0]
    SLICE_X26Y107        FDRE                                         r  tengbe_test_dest_port/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.391 r  tengbe_test_dest_port/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     2.424    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_port[0]
    SLICE_X26Y107        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.259     2.178    tengbe_test_gbe0/tge_tx_inst/O[0]
    SLICE_X26Y107        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]/C
                         clock pessimism              0.180     2.358    
    SLICE_X26Y107        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.405    tengbe_test_gbe0/tge_tx_inst/app_tx_dest_portR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y14  tengbe_test_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         3.906       0.711      BITSLICE_RX_TX_X0Y13  tengbe_test_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         3.906       2.337      RAMB36_X2Y17          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y19          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X3Y23          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y27          tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X3Y22          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y18          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.906       2.551      RAMB36_X2Y20          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.906       2.616      BUFGCE_X0Y8           zcu111_infr_inst/bufg_sysclk[3]/I
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  tengbe_test_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  tengbe_test_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  tengbe_test_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  tengbe_test_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y17          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y22          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y19          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y23          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y22          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y17          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  tengbe_test_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  tengbe_test_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y14  tengbe_test_led0_gbe0_pulse_tx/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         1.953       0.515      BITSLICE_RX_TX_X0Y13  tengbe_test_led1_gbe0_up/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y19          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y27          tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y23          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y20          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X2Y19          axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.953       1.411      RAMB36_X3Y23          tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.009ns (17.301%)  route 4.823ns (82.699%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.499ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[34])
                                                      0.621     2.353 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[34]
                         net (fo=2, routed)           2.067     4.420    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[50]
    SLICE_X11Y180        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.518 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24/O
                         net (fo=2, routed)           0.317     4.835    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24_n_0
    SLICE_X12Y180        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.931 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=9, routed)           1.898     6.829    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X22Y7          LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.918 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16/O
                         net (fo=1, routed)           0.098     7.016    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16_n_0
    SLICE_X23Y7          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.069 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=2, routed)           0.158     7.227    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X23Y12         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.279 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.285     7.564    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X22Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357    11.539    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.155    11.694    
                         clock uncertainty           -0.130    11.564    
    SLICE_X22Y17         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.505    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.009ns (17.301%)  route 4.823ns (82.699%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.499ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[34])
                                                      0.621     2.353 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[34]
                         net (fo=2, routed)           2.067     4.420    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[50]
    SLICE_X11Y180        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.518 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24/O
                         net (fo=2, routed)           0.317     4.835    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24_n_0
    SLICE_X12Y180        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.931 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=9, routed)           1.898     6.829    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X22Y7          LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.918 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16/O
                         net (fo=1, routed)           0.098     7.016    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16_n_0
    SLICE_X23Y7          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.069 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=2, routed)           0.158     7.227    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X23Y12         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.279 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.285     7.564    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X22Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357    11.539    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.155    11.694    
                         clock uncertainty           -0.130    11.564    
    SLICE_X22Y17         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.505    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.505    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.009ns (17.166%)  route 4.869ns (82.834%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.499ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[34])
                                                      0.621     2.353 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[34]
                         net (fo=2, routed)           2.067     4.420    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[50]
    SLICE_X11Y180        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.518 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24/O
                         net (fo=2, routed)           0.317     4.835    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24_n_0
    SLICE_X12Y180        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.931 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=9, routed)           1.898     6.829    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X22Y7          LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.918 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16/O
                         net (fo=1, routed)           0.098     7.016    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16_n_0
    SLICE_X23Y7          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.069 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=2, routed)           0.158     7.227    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X23Y12         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.279 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.331     7.610    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X22Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357    11.539    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]/C
                         clock pessimism              0.155    11.694    
                         clock uncertainty           -0.130    11.564    
    SLICE_X22Y17         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.589    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.009ns (17.409%)  route 4.787ns (82.591%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.499ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[34])
                                                      0.621     2.353 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[34]
                         net (fo=2, routed)           2.067     4.420    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[50]
    SLICE_X11Y180        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     4.518 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24/O
                         net (fo=2, routed)           0.317     4.835    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_24_n_0
    SLICE_X12Y180        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     4.931 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=9, routed)           1.898     6.829    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X22Y7          LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.918 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16/O
                         net (fo=1, routed)           0.098     7.016    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_16_n_0
    SLICE_X23Y7          LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     7.069 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=2, routed)           0.158     7.227    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6_n_0
    SLICE_X23Y12         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     7.279 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=4, routed)           0.249     7.528    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X23Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.366    11.548    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.155    11.703    
                         clock uncertainty           -0.130    11.573    
    SLICE_X23Y16         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.512    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 0.981ns (17.305%)  route 4.688ns (82.695%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 11.552 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.499ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[22])
                                                      0.531     2.263 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[22]
                         net (fo=3, routed)           1.947     4.210    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[38]
    SLICE_X12Y180        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.246 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=1, routed)           0.439     4.685    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0_n_0
    SLICE_X11Y180        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.837 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1__0/O
                         net (fo=3, routed)           1.905     6.742    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/st_aa_artarget_hot[0]
    SLICE_X22Y16         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     6.866 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=2, routed)           0.231     7.097    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg_3
    SLICE_X23Y12         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     7.136 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_i_2__0/O
                         net (fo=1, routed)           0.094     7.230    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_i_2__0_n_0
    SLICE_X23Y12         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.329 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.072     7.401    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X23Y12         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.370    11.552    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y12         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.155    11.707    
                         clock uncertainty           -0.130    11.577    
    SLICE_X23Y12         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.602    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.770ns (14.108%)  route 4.688ns (85.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.499ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[22])
                                                      0.531     2.263 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[22]
                         net (fo=3, routed)           1.947     4.210    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[38]
    SLICE_X12Y180        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.246 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=1, routed)           0.439     4.685    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0_n_0
    SLICE_X11Y180        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.837 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1__0/O
                         net (fo=3, routed)           1.843     6.680    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]_0[0]
    SLICE_X22Y17         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.731 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_2__0/O
                         net (fo=9, routed)           0.459     7.190    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[1]
    SLICE_X23Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.371    11.553    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X23Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]/C
                         clock pessimism              0.155    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X23Y7          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.603    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.770ns (14.199%)  route 4.653ns (85.801%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.499ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[22])
                                                      0.531     2.263 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[22]
                         net (fo=3, routed)           1.947     4.210    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[38]
    SLICE_X12Y180        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.246 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=1, routed)           0.439     4.685    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0_n_0
    SLICE_X11Y180        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.837 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1__0/O
                         net (fo=3, routed)           1.843     6.680    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]_0[0]
    SLICE_X22Y17         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.731 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_2__0/O
                         net (fo=9, routed)           0.424     7.155    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[1]
    SLICE_X23Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.371    11.553    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X23Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]/C
                         clock pessimism              0.155    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X23Y7          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.603    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]
  -------------------------------------------------------------------
                         required time                         11.603    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.770ns (14.220%)  route 4.645ns (85.780%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.499ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[22])
                                                      0.531     2.263 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[22]
                         net (fo=3, routed)           1.947     4.210    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[38]
    SLICE_X12Y180        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.246 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=1, routed)           0.439     4.685    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0_n_0
    SLICE_X11Y180        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.837 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1__0/O
                         net (fo=3, routed)           1.843     6.680    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]_0[0]
    SLICE_X22Y17         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.731 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_2__0/O
                         net (fo=9, routed)           0.416     7.147    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[1]
    SLICE_X23Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.367    11.549    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X23Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[25]/C
                         clock pessimism              0.155    11.704    
                         clock uncertainty           -0.130    11.574    
    SLICE_X23Y6          FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.599    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[25]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.770ns (14.275%)  route 4.624ns (85.725%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.499ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[22])
                                                      0.531     2.263 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[22]
                         net (fo=3, routed)           1.947     4.210    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[38]
    SLICE_X12Y180        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.246 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=1, routed)           0.439     4.685    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0_n_0
    SLICE_X11Y180        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.837 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1__0/O
                         net (fo=3, routed)           1.843     6.680    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]_0[0]
    SLICE_X22Y17         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.731 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_2__0/O
                         net (fo=9, routed)           0.395     7.126    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[1]
    SLICE_X22Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.360    11.542    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X22Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]/C
                         clock pessimism              0.155    11.697    
                         clock uncertainty           -0.130    11.567    
    SLICE_X22Y7          FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.592    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[1]
  -------------------------------------------------------------------
                         required time                         11.592    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 0.770ns (14.259%)  route 4.630ns (85.741%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.555ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.499ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.506     1.732    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARADDR[22])
                                                      0.531     2.263 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARADDR[22]
                         net (fo=3, routed)           1.947     4.210    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[101]_1[38]
    SLICE_X12Y180        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     4.246 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0/O
                         net (fo=1, routed)           0.439     4.685    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2__0_n_0
    SLICE_X11Y180        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.837 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_1__0/O
                         net (fo=3, routed)           1.843     6.680    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[57]_0[0]
    SLICE_X22Y17         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.731 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_2__0/O
                         net (fo=9, routed)           0.401     7.132    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/D[1]
    SLICE_X23Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.372    11.554    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X23Y7          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[9]/C
                         clock pessimism              0.155    11.709    
                         clock uncertainty           -0.130    11.579    
    SLICE_X23Y7          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.604    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[9]
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  4.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0_wb2axi4lite/DAT_O_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tengbe_test_gbe0/wb_attach_inst/local_ip_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.059ns (20.996%)  route 0.222ns (79.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      1.346ns (routing 0.499ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.611ns (routing 0.555ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.346     1.528    tengbe_test_gbe0_wb2axi4lite/axil_clk
    SLICE_X25Y106        FDRE                                         r  tengbe_test_gbe0_wb2axi4lite/DAT_O_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y106        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.587 r  tengbe_test_gbe0_wb2axi4lite/DAT_O_reg[18]/Q
                         net (fo=8, routed)           0.222     1.809    tengbe_test_gbe0/wb_attach_inst/DAT_O[18]
    SLICE_X25Y123        FDRE                                         r  tengbe_test_gbe0/wb_attach_inst/local_ip_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.611     1.837    tengbe_test_gbe0/wb_attach_inst/axil_clk
    SLICE_X25Y123        FDRE                                         r  tengbe_test_gbe0/wb_attach_inst/local_ip_reg_reg[18]/C
                         clock pessimism             -0.100     1.737    
    SLICE_X25Y123        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.799    tengbe_test_gbe0/wb_attach_inst/local_ip_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.061ns (34.463%)  route 0.116ns (65.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.378ns (routing 0.499ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.555ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.378     1.560    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X27Y49         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.621 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.116     1.737    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[20]
    SLICE_X29Y49         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.593     1.819    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y49         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism             -0.154     1.665    
    SLICE_X29Y49         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.727    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.060ns (41.096%)  route 0.086ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.383ns (routing 0.499ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.555ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.383     1.565    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y41         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.625 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.086     1.711    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X30Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.566     1.792    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X30Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.154     1.638    
    SLICE_X30Y40         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.700    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.447%)  route 0.127ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.367ns (routing 0.499ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.555ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.367     1.549    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X26Y52         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.610 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.127     1.737    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X27Y49         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.594     1.820    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y49         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.155     1.665    
    SLICE_X27Y49         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     1.725    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.057ns (22.530%)  route 0.196ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.357ns (routing 0.499ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.555ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357     1.539    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.596 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.196     1.792    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH2
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.618     1.844    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.154     1.690    
    SLICE_X24Y25         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.780    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.057ns (22.530%)  route 0.196ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.357ns (routing 0.499ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.555ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357     1.539    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.596 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.196     1.792    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH2
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.618     1.844    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.154     1.690    
    SLICE_X24Y25         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.780    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.057ns (22.530%)  route 0.196ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.357ns (routing 0.499ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.555ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357     1.539    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.596 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.196     1.792    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH2
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.618     1.844    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.154     1.690    
    SLICE_X24Y25         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.780    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.057ns (22.530%)  route 0.196ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.357ns (routing 0.499ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.555ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357     1.539    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.596 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.196     1.792    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH2
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.618     1.844    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.154     1.690    
    SLICE_X24Y25         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.780    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.057ns (22.530%)  route 0.196ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.357ns (routing 0.499ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.555ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357     1.539    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.596 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.196     1.792    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH2
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.618     1.844    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.154     1.690    
    SLICE_X24Y25         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.780    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.057ns (22.530%)  route 0.196ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.357ns (routing 0.499ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.555ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.357     1.539    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.596 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=50, routed)          0.196     1.792    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH2
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.618     1.844    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.154     1.690    
    SLICE_X24Y25         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.090     1.780    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y19  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y17  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y18  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y20  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X2Y44  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y24  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y23  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X3Y25  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y25  tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y44  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y44  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y24  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y24  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y23  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y23  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y44  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y44  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y24  tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y23  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y23  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y25  tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  ethclk0
  To Clock:  ethclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ref_clk_p0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         6.400       5.110      BUFG_GT_X0Y119  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         6.400       5.329      MMCM_X0Y7       tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.920         3.200       1.280      MMCM_X0Y7       tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.920         3.200       1.280      MMCM_X0Y7       tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.920         3.200       1.280      MMCM_X0Y7       tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.920         3.200       1.280      MMCM_X0Y7       tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  dclk_buf
  To Clock:  dclk_buf

Setup :            0  Failing Endpoints,  Worst Slack       11.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.484ns (33.265%)  route 0.971ns (66.735%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.455ns = ( 19.255 - 12.800 ) 
    Source Clock Delay      (SCD):    6.617ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 2.023ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.872ns (routing 1.836ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.221     6.617    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y258         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.696 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.288     6.984    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X2Y259         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     7.142 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.354     7.496    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X2Y258         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.644 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.045     7.689    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X2Y258         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     7.788 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.284     8.072    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0
    SLICE_X1Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.872    19.255    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.116    19.371    
                         clock uncertainty           -0.066    19.305    
    SLICE_X1Y259         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    19.244    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         19.244    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                 11.172    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.484ns (34.061%)  route 0.937ns (65.940%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 19.253 - 12.800 ) 
    Source Clock Delay      (SCD):    6.617ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 2.023ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.836ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.221     6.617    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y258         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.696 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.288     6.984    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X2Y259         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     7.142 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.354     7.496    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X2Y258         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.644 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.045     7.689    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X2Y258         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     7.788 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.250     8.038    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0
    SLICE_X2Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.870    19.253    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.116    19.369    
                         clock uncertainty           -0.066    19.303    
    SLICE_X2Y259         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    19.243    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.484ns (34.061%)  route 0.937ns (65.940%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 19.253 - 12.800 ) 
    Source Clock Delay      (SCD):    6.617ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 2.023ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.870ns (routing 1.836ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.221     6.617    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y258         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.696 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.288     6.984    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X2Y259         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     7.142 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.354     7.496    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx_reg[0]
    SLICE_X2Y258         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.644 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/FSM_sequential_sm_reset_rx[2]_i_6/O
                         net (fo=1, routed)           0.045     7.689    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X2Y258         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     7.788 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.250     8.038    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0
    SLICE_X2Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.870    19.253    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.116    19.369    
                         clock uncertainty           -0.066    19.303    
    SLICE_X2Y259         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    19.243    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         19.243    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.507ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.395ns (34.987%)  route 0.734ns (65.013%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 19.264 - 12.800 ) 
    Source Clock Delay      (SCD):    6.627ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.231ns (routing 2.023ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.881ns (routing 1.836ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.231     6.627    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y253         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.707 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=15, routed)          0.298     7.005    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X2Y253         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     7.162 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.155     7.317    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y253         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.440 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.039     7.479    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X2Y253         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.514 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.242     7.756    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.881    19.264    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.126    19.390    
                         clock uncertainty           -0.066    19.323    
    SLICE_X1Y253         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    19.262    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         19.262    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                 11.507    

Slack (MET) :             11.508ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.395ns (35.018%)  route 0.733ns (64.982%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 19.264 - 12.800 ) 
    Source Clock Delay      (SCD):    6.627ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.231ns (routing 2.023ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.881ns (routing 1.836ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.231     6.627    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y253         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.707 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/Q
                         net (fo=15, routed)          0.298     7.005    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx[2]
    SLICE_X2Y253         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     7.162 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.155     7.317    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx_reg[0]_0
    SLICE_X2Y253         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.440 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.039     7.479    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X2Y253         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.514 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.241     7.755    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.881    19.264    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.126    19.390    
                         clock uncertainty           -0.066    19.323    
    SLICE_X1Y253         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    19.262    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         19.262    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 11.508    

Slack (MET) :             11.535ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.349ns (31.612%)  route 0.755ns (68.388%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 2.023ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.836ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.202     6.598    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y259         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.677 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=3, routed)           0.150     6.827    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X4Y259         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.973 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.142     7.115    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X4Y259         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     7.239 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.463     7.702    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.864    19.247    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/C
                         clock pessimism              0.115    19.363    
                         clock uncertainty           -0.066    19.296    
    SLICE_X3Y261         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    19.236    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                 11.535    

Slack (MET) :             11.535ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.349ns (31.612%)  route 0.755ns (68.388%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 2.023ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.836ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.202     6.598    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y259         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.677 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=3, routed)           0.150     6.827    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X4Y259         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.973 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.142     7.115    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X4Y259         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     7.239 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.463     7.702    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.864    19.247    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/C
                         clock pessimism              0.115    19.363    
                         clock uncertainty           -0.066    19.296    
    SLICE_X3Y261         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    19.236    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                 11.535    

Slack (MET) :             11.535ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.349ns (31.612%)  route 0.755ns (68.388%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 2.023ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.836ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.202     6.598    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y259         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.677 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=3, routed)           0.150     6.827    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X4Y259         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.973 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.142     7.115    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X4Y259         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     7.239 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.463     7.702    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.864    19.247    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/C
                         clock pessimism              0.115    19.363    
                         clock uncertainty           -0.066    19.296    
    SLICE_X3Y261         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    19.236    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                 11.535    

Slack (MET) :             11.535ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.349ns (31.612%)  route 0.755ns (68.388%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 2.023ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.864ns (routing 1.836ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.202     6.598    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y259         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.677 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/Q
                         net (fo=3, routed)           0.150     6.827    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]
    SLICE_X4Y259         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.973 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6/O
                         net (fo=1, routed)           0.142     7.115    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_6_n_0
    SLICE_X4Y259         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     7.239 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1/O
                         net (fo=26, routed)          0.463     7.702    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.864    19.247    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y261         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/C
                         clock pessimism              0.115    19.363    
                         clock uncertainty           -0.066    19.296    
    SLICE_X3Y261         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    19.236    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                 11.535    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk_buf rise@12.800ns - dclk_buf rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.483ns (39.851%)  route 0.729ns (60.149%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.457ns = ( 19.257 - 12.800 ) 
    Source Clock Delay      (SCD):    6.617ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.221ns (routing 2.023ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.874ns (routing 1.836ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.221     6.617    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y258         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     6.696 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg/Q
                         net (fo=10, routed)          0.288     6.984    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0
    SLICE_X2Y259         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     7.142 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[1]_i_2/O
                         net (fo=6, routed)           0.338     7.480    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X2Y258         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     7.603 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_2/O
                         net (fo=1, routed)           0.053     7.656    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int
    SLICE_X2Y258         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     7.779 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_rx_done_int_i_1/O
                         net (fo=1, routed)           0.050     7.829    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst_n_1
    SLICE_X2Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.874    19.257    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y258         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                         clock pessimism              0.152    19.409    
                         clock uncertainty           -0.066    19.342    
    SLICE_X2Y258         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    19.367    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg
  -------------------------------------------------------------------
                         required time                         19.367    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 11.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.060ns (30.612%)  route 0.136ns (69.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.609ns
    Source Clock Delay      (SCD):    6.453ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Net Delay (Source):      2.870ns (routing 1.836ns, distribution 1.034ns)
  Clock Net Delay (Destination): 3.213ns (routing 2.023ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109     0.109 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078     0.187    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.301 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414     2.715    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.345 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214     3.559    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.583 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.870     6.453    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y260         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y260         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     6.513 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3_reg/Q
                         net (fo=1, routed)           0.136     6.649    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_sync3
    SLICE_X2Y260         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.213     6.609    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X2Y260         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
                         clock pessimism             -0.058     6.550    
    SLICE_X2Y260         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.610    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.649    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.880ns
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.759ns (routing 1.101ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.232ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.759     3.829    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y255         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.868 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[1]/Q
                         net (fo=4, routed)           0.027     3.895    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[1]
    SLICE_X3Y255         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     3.915 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1/O
                         net (fo=1, routed)           0.006     3.921    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr[2]_i_1_n_0
    SLICE_X3Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.979     3.880    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X3Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]/C
                         clock pessimism             -0.045     3.835    
    SLICE_X3Y255         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.882    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.881ns
    Source Clock Delay      (SCD):    3.830ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      1.760ns (routing 1.101ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.980ns (routing 1.232ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.760     3.830    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y253         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.869 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=14, routed)          0.031     3.900    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/Q[0]
    SLICE_X1Y253         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     3.921 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1/O
                         net (fo=1, routed)           0.006     3.927    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.980     3.881    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X1Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism             -0.045     3.836    
    SLICE_X1Y253         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.883    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.745ns (routing 1.101ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.232ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.745     3.815    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y259         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.854 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/Q
                         net (fo=2, routed)           0.027     3.881    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gen_gtwizard_gtye4.gtrxreset_int
    SLICE_X0Y259         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     3.895 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.911    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_3
    SLICE_X0Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.962     3.863    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.042     3.821    
    SLICE_X0Y259         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.867    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.748ns (routing 1.101ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.964ns (routing 1.232ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.748     3.818    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y254         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.857 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=2, routed)           0.027     3.884    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int
    SLICE_X0Y254         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     3.899 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1/O
                         net (fo=1, routed)           0.015     3.914    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    SLICE_X0Y254         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.964     3.865    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y254         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                         clock pessimism             -0.041     3.824    
    SLICE_X0Y254         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.870    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg
  -------------------------------------------------------------------
                         required time                         -3.870    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    3.820ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.750ns (routing 1.101ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.968ns (routing 1.232ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.750     3.820    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X5Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y253         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.859 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/Q
                         net (fo=6, routed)           0.033     3.892    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[6]
    SLICE_X5Y253         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     3.913 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[7]_i_1/O
                         net (fo=1, routed)           0.006     3.919    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[7]
    SLICE_X5Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.968     3.869    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X5Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                         clock pessimism             -0.043     3.826    
    SLICE_X5Y253         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.873    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    3.823ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      1.753ns (routing 1.101ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.972ns (routing 1.232ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.753     3.823    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X5Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y255         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.862 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=9, routed)           0.033     3.895    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X5Y255         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     3.916 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2/O
                         net (fo=1, routed)           0.006     3.922    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[2]_i_2_n_0
    SLICE_X5Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.972     3.873    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X5Y255         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism             -0.044     3.829    
    SLICE_X5Y255         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.876    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      1.748ns (routing 1.101ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.964ns (routing 1.232ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.748     3.818    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y254         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y254         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.857 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/Q
                         net (fo=2, routed)           0.028     3.885    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gtye4.gttxreset_int
    SLICE_X0Y254         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     3.899 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gttxreset_out_i_1/O
                         net (fo=1, routed)           0.017     3.916    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X0Y254         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.964     3.865    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y254         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                         clock pessimism             -0.041     3.824    
    SLICE_X0Y254         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.870    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.870    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.745ns (routing 1.101ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.232ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.745     3.815    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y259         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.854 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/Q
                         net (fo=2, routed)           0.028     3.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gen_gtwizard_gtye4.rxprogdivreset_int
    SLICE_X0Y259         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     3.896 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxprogdivreset_out_i_1/O
                         net (fo=1, routed)           0.017     3.913    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X0Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.962     3.863    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X0Y259         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                         clock pessimism             -0.042     3.821    
    SLICE_X0Y259         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.867    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - dclk_buf rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.876ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.757ns (routing 1.101ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.975ns (routing 1.232ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.094     0.094 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.052     0.146    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.219 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.459     1.678    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.908 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.145     2.053    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.070 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.757     3.827    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y253         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.866 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.030     3.896    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[5]
    SLICE_X4Y253         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     3.910 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.017     3.927    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X4Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.251     0.251 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.057     0.308    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.390 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           1.622     2.012    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.717 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.165     1.882    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.901 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         1.975     3.876    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X4Y253         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.043     3.833    
    SLICE_X4Y253         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.879    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_buf
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         12.800      8.800      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         12.800      11.510     BUFGCE_X0Y170       tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.071         12.800      11.729     MMCM_X0Y7           tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X22Y160       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X22Y160       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X22Y160       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d4_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X1Y260        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X1Y260        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X1Y260        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         12.800      12.250     SLICE_X1Y260        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X5Y253        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X5Y253        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X5Y253        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X5Y253        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X5Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X5Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y260        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X1Y254        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         6.400       4.600      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X4Y255        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X1Y259        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y259        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y259        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y253        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y263        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y263        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         6.400       6.125      SLICE_X2Y263        tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_sync2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.698ns (25.072%)  route 2.086ns (74.928%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 8.442 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.825ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.495     4.071    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y201         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     4.182 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_5/O
                         net (fo=6, routed)           0.490     4.672    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_5_n_0
    SLICE_X0Y199         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.796 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[1]_i_2__1/O
                         net (fo=1, routed)           0.101     4.897    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/in20[1]
    SLICE_X2Y199         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     5.021 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[1]_i_1__1/O
                         net (fo=1, routed)           0.051     5.072    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[1]
    SLICE_X2Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.849     8.442    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X2Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]/C
                         clock pessimism              0.162     8.604    
                         clock uncertainty           -0.046     8.557    
    SLICE_X2Y199         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.582    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.664ns (24.006%)  route 2.102ns (75.994%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 8.437 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.825ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.495     4.071    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y201         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     4.182 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_5/O
                         net (fo=6, routed)           0.377     4.559    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_5_n_0
    SLICE_X5Y199         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.684 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_2__1/O
                         net (fo=1, routed)           0.222     4.906    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/in20[7]
    SLICE_X5Y199         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.995 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[7]_i_1__1/O
                         net (fo=1, routed)           0.059     5.054    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[7]
    SLICE_X5Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.844     8.437    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X5Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]/C
                         clock pessimism              0.162     8.599    
                         clock uncertainty           -0.046     8.552    
    SLICE_X5Y199         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.577    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.684ns (24.936%)  route 2.059ns (75.064%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.441 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.825ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.307     3.883    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y206         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     4.050 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0/O
                         net (fo=7, routed)           0.280     4.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0_n_0
    SLICE_X6Y202         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.420 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0/O
                         net (fo=18, routed)          0.473     4.893    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0_n_0
    SLICE_X3Y198         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     4.981 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[12]_i_1__0/O
                         net (fo=1, routed)           0.050     5.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[12]
    SLICE_X3Y198         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.848     8.441    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y198         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]/C
                         clock pessimism              0.162     8.603    
                         clock uncertainty           -0.046     8.556    
    SLICE_X3Y198         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.581    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.742ns (27.249%)  route 1.981ns (72.751%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.440 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.825ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.307     3.883    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y206         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     4.050 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0/O
                         net (fo=7, routed)           0.280     4.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0_n_0
    SLICE_X6Y202         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.420 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0/O
                         net (fo=18, routed)          0.396     4.816    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0_n_0
    SLICE_X4Y199         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     4.962 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[4]_i_1__1/O
                         net (fo=1, routed)           0.049     5.011    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[4]
    SLICE_X4Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.847     8.440    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]/C
                         clock pessimism              0.162     8.602    
                         clock uncertainty           -0.046     8.555    
    SLICE_X4Y199         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.580    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.732ns (27.364%)  route 1.943ns (72.636%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 8.418 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.825ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.370     3.946    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X7Y202         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.069 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=73, routed)          0.447     4.516    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X9Y210         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.664 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[46]_i_3__0/O
                         net (fo=1, routed)           0.128     4.792    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[46]_i_3__0_n_0
    SLICE_X9Y209         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.914 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[46]_i_1__1/O
                         net (fo=1, routed)           0.049     4.963    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[46]
    SLICE_X9Y209         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.825     8.418    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X9Y209         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[46]/C
                         clock pessimism              0.162     8.580    
                         clock uncertainty           -0.046     8.533    
    SLICE_X9Y209         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.558    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[46]
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.758ns (28.518%)  route 1.900ns (71.482%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 8.405 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.825ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.370     3.946    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X7Y202         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.069 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3/O
                         net (fo=73, routed)          0.374     4.443    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[6]_i_3_n_0
    SLICE_X10Y209        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.593 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_3__0/O
                         net (fo=1, routed)           0.158     4.751    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_3__0_n_0
    SLICE_X10Y208        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.897 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[44]_i_1__1/O
                         net (fo=1, routed)           0.049     4.946    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[44]
    SLICE_X10Y208        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.812     8.405    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X10Y208        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]/C
                         clock pessimism              0.162     8.567    
                         clock uncertainty           -0.046     8.520    
    SLICE_X10Y208        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.545    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[44]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.686ns (25.828%)  route 1.970ns (74.172%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.440 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.825ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.307     3.883    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y206         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     4.050 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0/O
                         net (fo=7, routed)           0.280     4.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0_n_0
    SLICE_X6Y202         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.420 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0/O
                         net (fo=18, routed)          0.385     4.805    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0_n_0
    SLICE_X4Y199         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     4.895 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[5]_i_1__1/O
                         net (fo=1, routed)           0.049     4.944    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[5]
    SLICE_X4Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.847     8.440    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]/C
                         clock pessimism              0.162     8.602    
                         clock uncertainty           -0.046     8.555    
    SLICE_X4Y199         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.580    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.632ns (23.831%)  route 2.020ns (76.169%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 8.441 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.825ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.307     3.883    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y206         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     4.050 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0/O
                         net (fo=7, routed)           0.280     4.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0_n_0
    SLICE_X6Y202         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.420 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0/O
                         net (fo=18, routed)          0.435     4.855    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0_n_0
    SLICE_X4Y198         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     4.891 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[11]_i_1__1/O
                         net (fo=1, routed)           0.049     4.940    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[11]
    SLICE_X4Y198         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.848     8.441    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X4Y198         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]/C
                         clock pessimism              0.162     8.603    
                         clock uncertainty           -0.046     8.556    
    SLICE_X4Y198         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.581    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.169ns (6.704%)  route 2.352ns (93.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 8.424 - 6.400 ) 
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.073ns (routing 0.908ns, distribution 1.165ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.825ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.073     2.289    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y194         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.368 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena_reg/Q
                         net (fo=225, routed)         1.298     3.666    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ena
    SLICE_X8Y200         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.756 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1/O
                         net (fo=72, routed)          1.054     4.810    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[7]_i_1_n_0
    SLICE_X7Y209         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.831     8.424    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y209         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[41]/C
                         clock pessimism              0.162     8.586    
                         clock uncertainty           -0.046     8.539    
    SLICE_X7Y209         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     8.465    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[41]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.718ns (27.238%)  route 1.918ns (72.762%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 8.440 - 6.400 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.908ns, distribution 1.164ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.825ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.072     2.288    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y210         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/terminate_d1_reg[4]/Q
                         net (fo=40, routed)          0.515     2.882    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/p_3_in
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.982 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2/O
                         net (fo=24, routed)          0.297     3.279    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/ctrlout[1]_i_2_n_0
    SLICE_X4Y205         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.403 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.137     3.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.576 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/FSM_sequential_state[1]_i_4__1/O
                         net (fo=95, routed)          0.307     3.883    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/state_nxt1
    SLICE_X6Y206         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     4.050 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0/O
                         net (fo=7, routed)           0.280     4.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[63]_i_3__0_n_0
    SLICE_X6Y202         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     4.420 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0/O
                         net (fo=18, routed)          0.333     4.753    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[23]_i_4__0_n_0
    SLICE_X3Y199         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.875 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout[22]_i_1__1/O
                         net (fo=1, routed)           0.049     4.924    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_nxt[22]
    SLICE_X3Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.847     8.440    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X3Y199         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]/C
                         clock pessimism              0.162     8.602    
                         clock uncertainty           -0.046     8.555    
    SLICE_X3Y199         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.580    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[22]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  3.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.838ns (routing 0.825ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.085ns (routing 0.908ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.838     2.031    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X9Y203         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.089 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[0]/Q
                         net (fo=4, routed)           0.122     2.211    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[0]
    SLICE_X7Y202         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.085     2.301    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y202         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[0]/C
                         clock pessimism             -0.162     2.139    
    SLICE_X7Y202         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.199    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.829ns (routing 0.825ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.908ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.829     2.022    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y211         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.080 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[47]/Q
                         net (fo=1, routed)           0.125     2.205    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[47]
    SLICE_X7Y208         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.076     2.292    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y208         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]/C
                         clock pessimism             -0.162     2.130    
    SLICE_X7Y208         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.192    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.419%)  route 0.097ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.835ns (routing 0.825ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.908ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.835     2.028    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X9Y205         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.086 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[39]/Q
                         net (fo=1, routed)           0.097     2.183    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[7]_0[39]
    SLICE_X10Y204        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.052     2.268    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X10Y204        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]/C
                         clock pessimism             -0.162     2.106    
    SLICE_X10Y204        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.168    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.841ns (routing 0.825ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.908ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.841     2.034    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y202         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.095 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/dataout_reg[24]/Q
                         net (fo=1, routed)           0.069     2.164    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[7]_0[24]
    SLICE_X7Y200         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.087     2.303    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y200         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[32]/C
                         clock pessimism             -0.217     2.086    
    SLICE_X7Y200         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.148    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.131ns (routing 0.493ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.551ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.131     1.257    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y196         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.296 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[57]/Q
                         net (fo=2, routed)           0.033     1.329    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg_n_0_[57]
    SLICE_X7Y196         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.275     1.415    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y196         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[57]/C
                         clock pessimism             -0.152     1.263    
    SLICE_X7Y196         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.310    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d2_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.130ns (routing 0.493ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.551ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.130     1.256    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y208         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.295 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg[39]/Q
                         net (fo=1, routed)           0.033     1.328    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_reg_n_0_[39]
    SLICE_X7Y208         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.276     1.416    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/rx_serdes_clk
    SLICE_X7Y208         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]/C
                         clock pessimism             -0.154     1.262    
    SLICE_X7Y208         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.309    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_DECODER/data_d1_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.131ns (routing 0.493ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.551ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.131     1.257    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y196         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y196         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.296 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0_reg[58]/Q
                         net (fo=2, routed)           0.034     1.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d0[58]
    SLICE_X7Y196         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.275     1.415    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X7Y196         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[58]/C
                         clock pessimism             -0.152     1.263    
    SLICE_X7Y196         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.310    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_d1_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_e1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.797ns (routing 0.825ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.908ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.797     1.990    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X15Y188        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_e1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.049 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_e1_reg[23]/Q
                         net (fo=2, routed)           0.068     2.117    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_e1__0[23]
    SLICE_X17Y188        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.140 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout[23]_i_1__2/O
                         net (fo=1, routed)           0.024     2.164    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout[23]_i_1__2_n_0
    SLICE_X17Y188        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.030     2.246    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X17Y188        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[23]/C
                         clock pessimism             -0.162     2.084    
    SLICE_X17Y188        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.144    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.057ns (33.140%)  route 0.115ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.832ns (routing 0.825ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.908ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.832     2.025    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/CLK
    SLICE_X1Y220         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.082 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0/data_out_2d_reg[51]/Q
                         net (fo=3, routed)           0.115     2.197    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_data0[51]
    SLICE_X3Y220         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.059     2.275    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/rx_serdes_clk
    SLICE_X3Y220         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[51]/C
                         clock pessimism             -0.162     2.113    
    SLICE_X3Y220         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.175    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RX_DESCRAMBLER/poly_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      1.807ns (routing 0.825ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.908ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.807     2.000    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_serdes_clk
    SLICE_X13Y199        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y199        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.058 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/data_fifo_reg[15]/Q
                         net (fo=1, routed)           0.130     2.188    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/DIB1
    SLICE_X13Y193        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.105     2.321    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/WCLK
    SLICE_X13Y193        RAMD32                                       r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1/CLK
                         clock pessimism             -0.215     2.106    
    SLICE_X13Y193        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     2.166    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.400       5.110      BUFG_GT_X0Y118      tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
Min Period        n/a     RAMS32/CLK               n/a                      1.064         6.400       5.336      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMD/CLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMC_D1/CLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                      0.532         3.200       2.668      SLICE_X13Y196       tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_XGMII_FIFO/i_XGMII_FIFO_RAM_RX/i_RAM_0/RAMB/CLK
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.478         0.023       0.455      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.847         0.010       0.837      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTYE4_CHANNEL/RXUSRCLK2  GTYE4_CHANNEL/RXUSRCLK   0.881         0.022       0.859      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.664ns (24.421%)  route 2.055ns (75.579%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 8.458 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.866ns (routing 1.010ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.437     4.177    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X28Y143        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.327 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.048     4.375    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X28Y143        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.428 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.445     4.873    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X25Y150        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.997 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[0]_i_1/O
                         net (fo=1, routed)           0.051     5.048    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[0]
    SLICE_X25Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.866     8.458    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]/C
                         clock pessimism              0.175     8.633    
                         clock uncertainty           -0.046     8.587    
    SLICE_X25Y150        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.612    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[0]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.673ns (25.000%)  route 2.019ns (75.000%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 8.458 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.866ns (routing 1.010ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.437     4.177    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X28Y143        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.327 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.048     4.375    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X28Y143        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.428 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.445     4.873    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X25Y150        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     5.006 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[5]_i_1/O
                         net (fo=1, routed)           0.015     5.021    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[5]
    SLICE_X25Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.866     8.458    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]/C
                         clock pessimism              0.175     8.633    
                         clock uncertainty           -0.046     8.587    
    SLICE_X25Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.612    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[5]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.731ns (27.175%)  route 1.959ns (72.825%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 8.462 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.870ns (routing 1.010ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.338     4.078    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X26Y143        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.202 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6/O
                         net (fo=1, routed)           0.099     4.301    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6_n_0
    SLICE_X26Y143        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.447 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3/O
                         net (fo=6, routed)           0.397     4.844    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3_n_0
    SLICE_X25Y149        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.968 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[2]_i_1/O
                         net (fo=1, routed)           0.051     5.019    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[2]
    SLICE_X25Y149        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.870     8.462    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y149        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]/C
                         clock pessimism              0.175     8.637    
                         clock uncertainty           -0.046     8.591    
    SLICE_X25Y149        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.616    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[2]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -5.019    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.740ns (27.788%)  route 1.923ns (72.212%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 8.462 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.870ns (routing 1.010ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.338     4.078    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X26Y143        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.202 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6/O
                         net (fo=1, routed)           0.099     4.301    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_6_n_0
    SLICE_X26Y143        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.447 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3/O
                         net (fo=6, routed)           0.397     4.844    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_3_n_0
    SLICE_X25Y149        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     4.977 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[3]_i_1/O
                         net (fo=1, routed)           0.015     4.992    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[3]
    SLICE_X25Y149        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.870     8.462    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y149        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]/C
                         clock pessimism              0.175     8.637    
                         clock uncertainty           -0.046     8.591    
    SLICE_X25Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.616    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[3]
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.575ns (21.947%)  route 2.045ns (78.053%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 8.458 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.866ns (routing 1.010ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.437     4.177    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X28Y143        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.327 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.048     4.375    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X28Y143        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.428 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.438     4.866    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X25Y150        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.901 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[1]_i_1/O
                         net (fo=1, routed)           0.048     4.949    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[1]
    SLICE_X25Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.866     8.458    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]/C
                         clock pessimism              0.175     8.633    
                         clock uncertainty           -0.046     8.587    
    SLICE_X25Y150        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.612    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.591ns (22.898%)  route 1.990ns (77.102%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 8.451 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.010ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.437     4.177    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X28Y143        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.327 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.048     4.375    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X28Y143        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.428 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.380     4.808    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X26Y150        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.859 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[4]_i_1/O
                         net (fo=1, routed)           0.051     4.910    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[4]
    SLICE_X26Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.859     8.451    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X26Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]/C
                         clock pessimism              0.176     8.627    
                         clock uncertainty           -0.046     8.580    
    SLICE_X26Y150        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.605    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[4]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.605ns (23.642%)  route 1.954ns (76.358%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 8.451 - 6.400 ) 
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.114ns (routing 1.113ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.010ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y124        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.408 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[12]/Q
                         net (fo=11, routed)          0.425     2.833    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in164_in
    SLICE_X29Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.922 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2/O
                         net (fo=8, routed)           0.202     3.124    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_crc[16]_i_2_n_0
    SLICE_X30Y139        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     3.190 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76/O
                         net (fo=5, routed)           0.356     3.546    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_76_n_0
    SLICE_X25Y140        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.596 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_97/O
                         net (fo=1, routed)           0.091     3.687    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[19]
    SLICE_X24Y140        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.740 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_37/O
                         net (fo=10, routed)          0.437     4.177    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[28]
    SLICE_X28Y143        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     4.327 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5/O
                         net (fo=1, routed)           0.048     4.375    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_5_n_0
    SLICE_X28Y143        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.428 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2/O
                         net (fo=7, routed)           0.380     4.808    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_2_n_0
    SLICE_X26Y150        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     4.873 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4[6]_i_1/O
                         net (fo=1, routed)           0.015     4.888    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_nxt[6]
    SLICE_X26Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.859     8.451    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X26Y150        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]/C
                         clock pessimism              0.176     8.627    
                         clock uncertainty           -0.046     8.580    
    SLICE_X26Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.605    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_4_reg[6]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.688ns (26.980%)  route 1.862ns (73.020%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 8.468 - 6.400 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 1.113ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.876ns (routing 1.010ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.119     2.334    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y122        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.413 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/Q
                         net (fo=10, routed)          0.416     2.829    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in161_in
    SLICE_X27Y138        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.974 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_75/O
                         net (fo=7, routed)           0.156     3.130    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_75_n_0
    SLICE_X29Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.180 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_114/O
                         net (fo=9, routed)           0.408     3.588    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_114_n_0
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.687 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_80/O
                         net (fo=1, routed)           0.037     3.724    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X25Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.813 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_24/O
                         net (fo=8, routed)           0.357     4.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X27Y144        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.258 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.042     4.300    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X27Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.339 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.395     4.734    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X25Y148        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.833 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[2]_i_1/O
                         net (fo=1, routed)           0.051     4.884    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[2]
    SLICE_X25Y148        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.876     8.468    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y148        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]/C
                         clock pessimism              0.175     8.643    
                         clock uncertainty           -0.046     8.597    
    SLICE_X25Y148        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.622    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.712ns (28.187%)  route 1.814ns (71.813%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 8.468 - 6.400 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 1.113ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.876ns (routing 1.010ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.119     2.334    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y122        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.413 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/Q
                         net (fo=10, routed)          0.416     2.829    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in161_in
    SLICE_X27Y138        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.974 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_75/O
                         net (fo=7, routed)           0.156     3.130    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_75_n_0
    SLICE_X29Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.180 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_114/O
                         net (fo=9, routed)           0.408     3.588    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_114_n_0
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.687 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_80/O
                         net (fo=1, routed)           0.037     3.724    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X25Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.813 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_24/O
                         net (fo=8, routed)           0.357     4.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X27Y144        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.258 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.042     4.300    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X27Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.339 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.350     4.689    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X25Y148        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     4.812 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[4]_i_1/O
                         net (fo=1, routed)           0.048     4.860    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[4]
    SLICE_X25Y148        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.876     8.468    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y148        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]/C
                         clock pessimism              0.175     8.643    
                         clock uncertainty           -0.046     8.597    
    SLICE_X25Y148        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.622    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.698ns (27.655%)  route 1.826ns (72.345%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 8.468 - 6.400 ) 
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 1.113ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.876ns (routing 1.010ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.119     2.334    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X29Y122        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.413 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_tx0_reg[13]/Q
                         net (fo=10, routed)          0.416     2.829    tengbe_test_gbe0/ten_gig_eth_mac_inst/p_4_in161_in
    SLICE_X27Y138        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.974 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_75/O
                         net (fo=7, routed)           0.156     3.130    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_75_n_0
    SLICE_X29Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.180 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_114/O
                         net (fo=9, routed)           0.408     3.588    tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_114_n_0
    SLICE_X25Y141        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     3.687 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_80/O
                         net (fo=1, routed)           0.037     3.724    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_partial_crc[6]
    SLICE_X25Y141        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     3.813 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/tengbaser_phy1_i_24/O
                         net (fo=8, routed)           0.357     4.170    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_mii_d[41]
    SLICE_X27Y144        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.258 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6/O
                         net (fo=1, routed)           0.042     4.300    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_6_n_0
    SLICE_X27Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.339 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3/O
                         net (fo=6, routed)           0.395     4.734    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[6]_i_3_n_0
    SLICE_X25Y148        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     4.843 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2[3]_i_1/O
                         net (fo=1, routed)           0.015     4.858    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_nxt[3]
    SLICE_X25Y148        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.876     8.468    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/tx_serdes_refclk
    SLICE_X25Y148        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]/C
                         clock pessimism              0.175     8.643    
                         clock uncertainty           -0.046     8.597    
    SLICE_X25Y148        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.622    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_TX_TOP/i_TX_STRIPER/i_TX_ENCODER/ctrl_2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  3.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.060ns (30.612%)  route 0.136ns (69.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.882ns (routing 1.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.882     2.074    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y115        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.134 r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.136     2.270    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/DIG
    SLICE_X34Y116        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/WCLK
    SLICE_X34Y116        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG/CLK
                         clock pessimism             -0.181     2.181    
    SLICE_X34Y116        RAMD64E (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.078     2.259    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMG
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.060ns (30.303%)  route 0.138ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      1.880ns (routing 1.010ns, distribution 0.870ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.880     2.072    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.132 r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.138     2.270    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/DIA
    SLICE_X34Y116        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/WCLK
    SLICE_X34Y116        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA/CLK
                         clock pessimism             -0.181     2.181    
    SLICE_X34Y116        RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.075     2.256    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_14_20/RAMA
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMA
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMB
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMC
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMD
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAME
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMF
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMG
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.871ns (routing 1.010ns, distribution 0.861ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.113ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.871     2.063    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y121        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.122 r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=92, routed)          0.215     2.337    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/ADDRH3
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.147     2.362    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/WCLK
    SLICE_X34Y119        RAMD64E                                      r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH/CLK
                         clock pessimism             -0.130     2.232    
    SLICE_X34Y119        RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.323    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_63_63/RAMH
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.400       4.446      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y23        tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB18_X2Y44        tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y24        tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y23        tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X3Y25        tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y25        tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y26        tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                      1.355         6.400       5.045      RAMB36_X2Y27        tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB18_X2Y44        tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y23        tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y24        tengbe_test_gbe0/tge_tx_inst/arp_cache_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y26        tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y23        tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y23        tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.200       2.320      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y25        tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y27        tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X3Y22        tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y23        tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y25        tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.542         3.200       2.658      RAMB36_X2Y26        tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.624         0.023       0.601      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.011       0.618      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.753         0.022       0.731      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK2  GTYE4_CHANNEL/TXUSRCLK   0.763         0.011       0.752      GTYE4_CHANNEL_X0Y5  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclkpcs_out[0]
  To Clock:  txoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.232ns (23.868%)  route 0.740ns (76.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.385ns = ( 6.591 - 6.206 ) 
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.174ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.128ns, distribution 0.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.591     0.591    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y264         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.671 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.682     1.353    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y264         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.505 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.058     1.563    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.385     6.591    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.167     6.759    
                         clock uncertainty           -0.046     6.712    
    SLICE_X1Y264         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.737    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -1.563    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.241ns (25.611%)  route 0.700ns (74.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.385ns = ( 6.591 - 6.206 ) 
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.174ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.128ns, distribution 0.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.591     0.591    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y264         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.671 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.682     1.353    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X1Y264         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     1.514 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.018     1.532    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.385     6.591    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.167     6.759    
                         clock uncertainty           -0.046     6.712    
    SLICE_X1Y264         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.737    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.080ns (11.019%)  route 0.646ns (88.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 6.540 - 6.206 ) 
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.520ns (routing 0.174ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.334ns (routing 0.128ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.520     0.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.600 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.646     1.246    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.334     6.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.177     6.717    
                         clock uncertainty           -0.046     6.671    
    SLICE_X1Y265         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.696    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.080ns (13.008%)  route 0.535ns (86.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.386ns = ( 6.592 - 6.206 ) 
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.520ns (routing 0.174ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.128ns, distribution 0.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.520     0.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.600 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.535     1.135    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.386     6.592    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.117     6.709    
                         clock uncertainty           -0.046     6.662    
    SLICE_X1Y264         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     6.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.080ns (13.008%)  route 0.535ns (86.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.386ns = ( 6.592 - 6.206 ) 
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.520ns (routing 0.174ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.386ns (routing 0.128ns, distribution 0.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.520     0.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.600 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.535     1.135    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.386     6.592    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.117     6.709    
                         clock uncertainty           -0.046     6.662    
    SLICE_X1Y264         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     6.588    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.078ns (17.031%)  route 0.380ns (82.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 6.540 - 6.206 ) 
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.518ns (routing 0.174ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.334ns (routing 0.128ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.518     0.518    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.596 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.380     0.976    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.334     6.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.145     6.685    
                         clock uncertainty           -0.046     6.639    
    SLICE_X1Y265         FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.664    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.077ns (15.909%)  route 0.407ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 6.540 - 6.206 ) 
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.520ns (routing 0.174ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.334ns (routing 0.128ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.520     0.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.597 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.407     1.004    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.334     6.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.177     6.717    
                         clock uncertainty           -0.046     6.671    
    SLICE_X1Y265         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.696    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.206ns  (txoutclkpcs_out[0] rise@6.206ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.080ns (17.241%)  route 0.384ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.334ns = ( 6.540 - 6.206 ) 
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.520ns (routing 0.174ns, distribution 0.346ns)
  Clock Net Delay (Destination): 0.334ns (routing 0.128ns, distribution 0.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.520     0.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.600 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.384     0.984    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      6.206     6.206 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.206 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.334     6.540    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.177     6.717    
                         clock uncertainty           -0.046     6.671    
    SLICE_X1Y265         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     6.696    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  5.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.841%)  route 0.168ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.277ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Net Delay (Source):      0.277ns (routing 0.128ns, distribution 0.149ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.164ns, distribution 0.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.277     0.277    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.316 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.168     0.484    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.352     0.352    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.061     0.291    
    SLICE_X1Y265         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.338    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.310%)  route 0.174ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.278ns (routing 0.128ns, distribution 0.150ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.164ns, distribution 0.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.278     0.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.317 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.174     0.491    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.352     0.352    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.068     0.284    
    SLICE_X1Y265         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.331    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.039ns (17.890%)  route 0.179ns (82.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.278ns (routing 0.128ns, distribution 0.150ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.164ns, distribution 0.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.278     0.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.317 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.179     0.496    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.352     0.352    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.068     0.284    
    SLICE_X1Y265         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.331    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.060ns (23.077%)  route 0.200ns (76.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.407ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.314ns (routing 0.128ns, distribution 0.186ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.164ns, distribution 0.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.314     0.314    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y264         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.353 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.194     0.547    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y264         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     0.568 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     0.574    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.407     0.407    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.087     0.320    
    SLICE_X1Y264         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.367    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.062ns (22.383%)  route 0.215ns (77.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.407ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Net Delay (Source):      0.314ns (routing 0.128ns, distribution 0.186ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.164ns, distribution 0.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.314     0.314    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y264         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.353 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.194     0.547    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X1Y264         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.570 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.021     0.591    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.407     0.407    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.087     0.320    
    SLICE_X1Y264         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.366    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.041ns (13.576%)  route 0.261ns (86.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.409ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Net Delay (Source):      0.278ns (routing 0.128ns, distribution 0.150ns)
  Clock Net Delay (Destination): 0.409ns (routing 0.164ns, distribution 0.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.278     0.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.319 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.261     0.580    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.409     0.409    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.077     0.332    
    SLICE_X1Y264         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.010     0.322    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.041ns (13.576%)  route 0.261ns (86.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.409ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Net Delay (Source):      0.278ns (routing 0.128ns, distribution 0.150ns)
  Clock Net Delay (Destination): 0.409ns (routing 0.164ns, distribution 0.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.278     0.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.319 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.261     0.580    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.409     0.409    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y264         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.077     0.332    
    SLICE_X1Y264         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.010     0.322    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txoutclkpcs_out[0]  {rise@0.000ns fall@3.103ns period=6.206ns})
  Path Group:             txoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclkpcs_out[0] rise@0.000ns - txoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.040ns (11.461%)  route 0.309ns (88.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.278ns (routing 0.128ns, distribution 0.150ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.164ns, distribution 0.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.278     0.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y265         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.318 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.309     0.627    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
    X0Y4 (CLOCK_ROOT)    net (fo=10, routed)          0.352     0.352    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X1Y265         FDCE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.068     0.284    
    SLICE_X1Y265         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.331    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclkpcs_out[0]
Waveform(ns):       { 0.000 3.103 }
Period(ns):         6.206
Sources:            { tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.206       5.656      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y264  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y264  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y264  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.206       5.656      SLICE_X1Y264  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X1Y264  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.103       2.828      SLICE_X1Y264  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.103       2.828      SLICE_X1Y265  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  dclk_buf

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/master_watchdog_barking_0_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (dclk_buf rise@12.800ns - rxoutclk_out[0] rise@6.400ns)
  Data Path Delay:        8.230ns  (logic 0.079ns (0.960%)  route 8.151ns (99.040%))
  Logic Levels:           0  
  Clock Path Skew:        4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 19.070 - 12.800 ) 
    Source Clock Delay      (SCD):    2.123ns = ( 8.523 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.907ns (routing 0.908ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.836ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     6.486    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     6.616 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.907     8.523    tengbaser_phy1/inst/rx_core_clk_0
    SLICE_X22Y156        FDRE                                         r  tengbaser_phy1/inst/master_watchdog_barking_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     8.602 r  tengbaser_phy1/inst/master_watchdog_barking_0_reg/Q
                         net (fo=1, routed)           8.151    16.753    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/sig_in_cdc_from
    SLICE_X22Y160        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                     12.800    12.800 r  
    GTYE4_COMMON_X0Y1                                 0.000    12.800 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000    12.800    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.109    12.909 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.078    12.987    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    13.101 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.414    15.515    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    16.145 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.214    16.359    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.383 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         2.687    19.070    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/dclk
    SLICE_X22Y160        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000    19.070    
                         clock uncertainty           -0.149    18.921    
    SLICE_X22Y160        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    18.946    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         18.946    
                         arrival time                         -16.753    
  -------------------------------------------------------------------
                         slack                                  2.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/master_watchdog_barking_0_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by dclk_buf  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk_buf
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dclk_buf rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 0.059ns (1.119%)  route 5.213ns (98.881%))
  Logic Levels:           0  
  Clock Path Skew:        4.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.403ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.697ns (routing 0.825ns, distribution 0.872ns)
  Clock Net Delay (Destination): 3.007ns (routing 2.023ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.697     1.890    tengbaser_phy1/inst/rx_core_clk_0
    SLICE_X22Y156        FDRE                                         r  tengbaser_phy1/inst/master_watchdog_barking_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.949 r  tengbaser_phy1/inst/master_watchdog_barking_0_reg/Q
                         net (fo=1, routed)           5.213     7.162    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/sig_in_cdc_from
    SLICE_X22Y160        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_buf rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y1                                 0.000     0.000 r  ref_clk_p0 (IN)
                         net (fo=0)                   0.000     0.000    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/ref_clk_p0
    GTYE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.361     0.361 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/IBUFDS_GTE4_GTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.085     0.446    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/gt_refclkcopy
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.576 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i/O
                         net (fo=1, routed)           2.675     3.251    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i_n_0
    MMCM_X0Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.124 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i/CLKOUT0
                         net (fo=1, routed)           0.244     3.368    tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.396 r  tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=194, routed)         3.007     6.403    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/dclk
    SLICE_X22Y160        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     6.403    
                         clock uncertainty            0.149     6.552    
    SLICE_X22Y160        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.614    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           7.162    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.179ns (15.897%)  route 0.947ns (84.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 8.287 - 6.400 ) 
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 1.113ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.825ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.307     2.522    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tx_mii_clk_0
    SLICE_X7Y181         FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.602 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=4, routed)           0.898     3.500    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X22Y152        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.599 r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tengbaser_phy1_i_1/O
                         net (fo=1, routed)           0.049     3.648    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/lopt
    SLICE_X22Y152        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.694     8.287    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/rx_core_clk_0
    SLICE_X22Y152        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.287    
                         clock uncertainty           -0.046     8.241    
    SLICE_X22Y152        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.266    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.081ns (13.568%)  route 0.516ns (86.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 8.412 - 6.400 ) 
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 1.113ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.825ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.302     2.517    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/tx_mii_clk_0
    SLICE_X9Y220         FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y220         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.598 r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.516     3.114    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.819     8.412    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.412    
                         clock uncertainty           -0.046     8.366    
    SLICE_X11Y209        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.391    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.081ns (15.577%)  route 0.439ns (84.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 8.413 - 6.400 ) 
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.302ns (routing 1.113ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.825ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.302     2.517    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/tx_mii_clk_0
    SLICE_X9Y220         FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y220         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.598 r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.439     3.037    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.820     8.413    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     8.413    
                         clock uncertainty           -0.046     8.367    
    SLICE_X11Y209        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.392    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  5.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.041ns (17.155%)  route 0.198ns (82.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.606ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.551ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.261     1.386    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/tx_mii_clk_0
    SLICE_X9Y220         FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y220         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.427 r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.198     1.625    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/sig_in_cdc_from
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.265     1.405    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.405    
                         clock uncertainty            0.046     1.451    
    SLICE_X11Y209        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.498    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.041ns (14.855%)  route 0.235ns (85.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.606ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.551ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.261     1.386    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/tx_mii_clk_0
    SLICE_X9Y220         FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y220         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.427 r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/rx_reset_done_async_r_reg/Q
                         net (fo=2, routed)           0.235     1.662    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/sig_in_cdc_from
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.264     1.404    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.404    
                         clock uncertainty            0.046     1.450    
    SLICE_X11Y209        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.497    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.081ns (14.439%)  route 0.480ns (85.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.265ns (routing 0.606ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.551ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.265     1.390    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tx_mii_clk_0
    SLICE_X7Y181         FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.430 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4_reg/Q
                         net (fo=4, routed)           0.465     1.895    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/s_out_d4
    SLICE_X22Y152        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.936 r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone/tengbaser_phy1_i_1/O
                         net (fo=1, routed)           0.015     1.951    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/lopt
    SLICE_X22Y152        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.190     1.330    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/rx_core_clk_0
    SLICE_X22Y152        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            0.046     1.376    
    SLICE_X22Y152        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.423    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0/s_out_d2_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.331ns (12.844%)  route 2.246ns (87.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 8.476 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.884ns (routing 1.010ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.264     4.846    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X27Y132        FDSE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.884     8.476    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X27Y132        FDSE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.000     8.476    
                         clock uncertainty           -0.046     8.430    
    SLICE_X27Y132        FDSE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.369    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.331ns (13.001%)  route 2.215ns (86.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 8.474 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.882ns (routing 1.010ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.233     4.815    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X25Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.882     8.474    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X25Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.000     8.474    
                         clock uncertainty           -0.046     8.428    
    SLICE_X25Y132        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     8.368    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.331ns (13.374%)  route 2.144ns (86.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 8.471 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.010ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.162     4.744    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.879     8.471    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.046     8.425    
    SLICE_X26Y132        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     8.366    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.331ns (13.379%)  route 2.143ns (86.621%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 8.471 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.010ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.161     4.743    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.879     8.471    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.046     8.425    
    SLICE_X26Y132        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.365    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.331ns (13.374%)  route 2.144ns (86.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 8.471 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.010ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.162     4.744    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.879     8.471    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.046     8.425    
    SLICE_X26Y132        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     8.366    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -4.744    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.331ns (13.379%)  route 2.143ns (86.621%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 8.471 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.010ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.161     4.743    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.879     8.471    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.046     8.425    
    SLICE_X26Y132        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.365    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.331ns (13.379%)  route 2.143ns (86.621%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 8.471 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.010ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 r  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.691     4.162    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X27Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     4.201 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3/O
                         net (fo=1, routed)           0.258     4.459    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_3_n_0
    SLICE_X26Y132        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.582 r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1/O
                         net (fo=7, routed)           0.161     4.743    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state[6]_i_1_n_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.879     8.471    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X26Y132        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.046     8.425    
    SLICE_X26Y132        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.365    tengbe_test_gbe0/tge_rx_inst/FSM_onehot_rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/application_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.370ns (15.164%)  route 2.070ns (84.836%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 8.474 - 6.400 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.908ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.882ns (routing 1.010ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.053     2.269    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/rx_serdes_clk
    SLICE_X0Y215         FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y215         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.348 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_LANE/i_RX_WD_ALIGN/align_status_reg[0]/Q
                         net (fo=31, routed)          1.033     3.381    tengbe_test_gbe0/tge_rx_inst/stat_rx_block_lock_0
    SLICE_X21Y183        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     3.471 f  tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2/O
                         net (fo=3, routed)           0.763     4.234    tengbe_test_gbe0/tge_rx_inst/cpu_frame_i_2_n_0
    SLICE_X26Y133        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.384 r  tengbe_test_gbe0/tge_rx_inst/application_frame_i_3/O
                         net (fo=1, routed)           0.202     4.586    tengbe_test_gbe0/tge_rx_inst/application_frame_i_3_n_0
    SLICE_X28Y133        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.637 r  tengbe_test_gbe0/tge_rx_inst/application_frame_i_1/O
                         net (fo=1, routed)           0.072     4.709    tengbe_test_gbe0/tge_rx_inst/application_frame_i_1_n_0
    SLICE_X28Y133        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/application_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.882     8.474    tengbe_test_gbe0/tge_rx_inst/tx_mii_clk_0
    SLICE_X28Y133        FDRE                                         r  tengbe_test_gbe0/tge_rx_inst/application_frame_reg/C
                         clock pessimism              0.000     8.474    
                         clock uncertainty           -0.046     8.428    
    SLICE_X28Y133        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.453    tengbe_test_gbe0/tge_rx_inst/application_frame_reg
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.389ns (15.357%)  route 2.144ns (84.643%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 8.536 - 6.400 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.908ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.944ns (routing 1.010ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.950     2.166    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X21Y195        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.246 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           0.986     3.232    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X21Y185        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     3.320 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.172     3.492    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X21Y185        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.529 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.204     3.733    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X21Y185        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.772 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.710     4.482    tengbe_test_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X21Y185        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     4.627 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_i_1/O
                         net (fo=1, routed)           0.072     4.699    tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_i_1_n_0
    SLICE_X21Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.944     8.536    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X21Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg/C
                         clock pessimism              0.000     8.536    
                         clock uncertainty           -0.046     8.490    
    SLICE_X21Y185        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.515    tengbe_test_gbe0/ten_gig_eth_mac_inst/FSM_sequential_rx_state_reg
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.402ns (16.054%)  route 2.102ns (83.946%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 8.536 - 6.400 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.908ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.944ns (routing 1.010ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.950     2.166    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X21Y195        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y195        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.246 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[1]/Q
                         net (fo=4, routed)           0.986     3.232    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[1]
    SLICE_X21Y185        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     3.320 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6/O
                         net (fo=1, routed)           0.172     3.492    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_6_n_0
    SLICE_X21Y185        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     3.529 f  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5/O
                         net (fo=1, routed)           0.204     3.733    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_5_n_0
    SLICE_X21Y185        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.772 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[4]_i_2/O
                         net (fo=15, routed)          0.710     4.482    tengbe_test_gbe0/ten_gig_eth_mac_inst/neqOp
    SLICE_X21Y185        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.640 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_data_valid[0]_i_1/O
                         net (fo=1, routed)           0.030     4.670    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_data_valid[0]_i_1_n_0
    SLICE_X21Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.944     8.536    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X21Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]/C
                         clock pessimism              0.000     8.536    
                         clock uncertainty           -0.046     8.490    
    SLICE_X21Y185        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.515    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_data_valid_reg[0]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  3.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.058ns (10.741%)  route 0.482ns (89.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.825ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.113ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.720     1.913    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X24Y192        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y192        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.971 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[43]/Q
                         net (fo=2, routed)           0.482     2.453    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[43]
    SLICE_X24Y167        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.116     2.331    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X24Y167        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]/C
                         clock pessimism              0.000     2.331    
                         clock uncertainty            0.046     2.377    
    SLICE_X24Y167        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.437    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.119ns (18.829%)  route 0.513ns (81.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.825ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.113ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.714     1.907    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X22Y192        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y192        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.968 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/ctrlout_reg[0]/Q
                         net (fo=5, routed)           0.501     2.469    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_c_0[0]
    SLICE_X21Y185        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.058     2.527 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[0]_i_1/O
                         net (fo=1, routed)           0.012     2.539    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable[0]
    SLICE_X21Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.200     2.415    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X21Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[0]/C
                         clock pessimism              0.000     2.415    
                         clock uncertainty            0.046     2.461    
    SLICE_X21Y185        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.523    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.058ns (9.603%)  route 0.546ns (90.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.825ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.113ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.721     1.914    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X21Y191        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y191        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.972 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[48]/Q
                         net (fo=2, routed)           0.546     2.518    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[48]
    SLICE_X22Y180        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.177     2.392    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y180        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[48]/C
                         clock pessimism              0.000     2.392    
                         clock uncertainty            0.046     2.438    
    SLICE_X22Y180        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.498    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.058ns (10.394%)  route 0.500ns (89.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.825ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.113ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.721     1.914    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X24Y188        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y188        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.972 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[44]/Q
                         net (fo=2, routed)           0.500     2.472    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[44]
    SLICE_X24Y174        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.119     2.334    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X24Y174        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[44]/C
                         clock pessimism              0.000     2.334    
                         clock uncertainty            0.046     2.380    
    SLICE_X24Y174        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.440    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.149ns (26.703%)  route 0.409ns (73.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.825ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.113ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.721     1.914    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X21Y189        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.972 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[26]/Q
                         net (fo=2, routed)           0.400     2.372    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[26]
    SLICE_X22Y171        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.091     2.463 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[58]_i_1/O
                         net (fo=1, routed)           0.009     2.472    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[58]
    SLICE_X22Y171        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.114     2.329    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X22Y171        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]/C
                         clock pessimism              0.000     2.329    
                         clock uncertainty            0.046     2.375    
    SLICE_X22Y171        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.437    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.058ns (9.206%)  route 0.572ns (90.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.825ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.113ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.711     1.904    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X23Y191        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.962 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[45]/Q
                         net (fo=2, routed)           0.572     2.534    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[45]
    SLICE_X24Y181        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.175     2.390    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X24Y181        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.046     2.436    
    SLICE_X24Y181        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.496    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.123ns (19.493%)  route 0.508ns (80.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.825ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.113ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.715     1.908    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X24Y197        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y197        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.966 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[5]/Q
                         net (fo=3, routed)           0.497     2.463    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[5]
    SLICE_X23Y185        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.065     2.528 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[5]_i_1/O
                         net (fo=1, routed)           0.011     2.539    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[5]
    SLICE_X23Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.177     2.392    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X23Y185        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[5]/C
                         clock pessimism              0.000     2.392    
                         clock uncertainty            0.046     2.438    
    SLICE_X23Y185        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.500    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.058ns (11.219%)  route 0.459ns (88.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.825ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.113ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.770     1.963    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X19Y188        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.021 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[60]/Q
                         net (fo=2, routed)           0.459     2.480    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[60]
    SLICE_X23Y171        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.119     2.334    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X23Y171        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[60]/C
                         clock pessimism              0.000     2.334    
                         clock uncertainty            0.046     2.380    
    SLICE_X23Y171        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.440    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd0_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.155ns (27.337%)  route 0.412ns (72.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.825ns, distribution 0.896ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.113ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.721     1.914    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X24Y188        FDSE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y188        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.972 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[24]/Q
                         net (fo=2, routed)           0.399     2.371    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[24]
    SLICE_X24Y166        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.468 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[56]_i_1/O
                         net (fo=1, routed)           0.013     2.481    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[56]
    SLICE_X24Y166        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.117     2.332    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X24Y166        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]/C
                         clock pessimism              0.000     2.332    
                         clock uncertainty            0.046     2.378    
    SLICE_X24Y166        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.439    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.153ns (25.845%)  route 0.439ns (74.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.701ns (routing 0.825ns, distribution 0.876ns)
  Clock Net Delay (Destination): 2.118ns (routing 1.113ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.701     1.894    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/rx_mii_clk
    SLICE_X26Y193        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y193        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.952 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/dataout_reg[11]/Q
                         net (fo=2, routed)           0.427     2.379    tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_mii_d_0[11]
    SLICE_X24Y167        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.095     2.474 r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0[43]_i_1/O
                         net (fo=1, routed)           0.012     2.486    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned[43]
    SLICE_X24Y167        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.118     2.333    tengbe_test_gbe0/ten_gig_eth_mac_inst/tx_mii_clk_0
    SLICE_X24Y167        FDRE                                         r  tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]/C
                         clock pessimism              0.000     2.333    
                         clock uncertainty            0.046     2.379    
    SLICE_X24Y167        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.441    tengbe_test_gbe0/ten_gig_eth_mac_inst/xgmii_rxd_aligned0_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.079ns (6.295%)  route 1.176ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.499ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.176     3.020    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y87         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.346    11.528    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y87         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/C
                         clock pessimism              0.151    11.679    
                         clock uncertainty           -0.130    11.549    
    SLICE_X24Y87         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.483    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.079ns (6.295%)  route 1.176ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.499ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.176     3.020    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y87         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.346    11.528    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y87         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/C
                         clock pessimism              0.151    11.679    
                         clock uncertainty           -0.130    11.549    
    SLICE_X24Y87         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.483    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.079ns (6.295%)  route 1.176ns (93.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 11.528 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.499ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.176     3.020    axi4lite_interconnect/axi4lite_sys_block_inst/bbstub_peripheral_aresetn[0]
    SLICE_X24Y87         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.346    11.528    axi4lite_interconnect/axi4lite_sys_block_inst/axil_clk
    SLICE_X24Y87         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][6]/C
                         clock pessimism              0.151    11.679    
                         clock uncertainty           -0.130    11.549    
    SLICE_X24Y87         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.483    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][6]
  -------------------------------------------------------------------
                         required time                         11.483    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.079ns (6.305%)  route 1.174ns (93.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.499ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.174     3.018    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y88         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.345    11.527    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y88         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/C
                         clock pessimism              0.151    11.678    
                         clock uncertainty           -0.130    11.548    
    SLICE_X24Y88         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.482    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.079ns (6.305%)  route 1.174ns (93.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.499ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.174     3.018    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y88         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.345    11.527    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y88         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/C
                         clock pessimism              0.151    11.678    
                         clock uncertainty           -0.130    11.548    
    SLICE_X24Y88         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.482    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.079ns (6.310%)  route 1.173ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.499ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.173     3.017    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X24Y87         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.345    11.527    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X24Y87         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][6]/C
                         clock pessimism              0.151    11.678    
                         clock uncertainty           -0.130    11.548    
    SLICE_X24Y87         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.482    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][6]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.079ns (6.310%)  route 1.173ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.499ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.173     3.017    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X24Y87         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.345    11.527    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X24Y87         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][7]/C
                         clock pessimism              0.151    11.678    
                         clock uncertainty           -0.130    11.548    
    SLICE_X24Y87         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.482    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[tx_snapshot_ss_status][7]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.079ns (6.310%)  route 1.173ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 11.527 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.499ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.173     3.017    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y87         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.345    11.527    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y87         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/C
                         clock pessimism              0.151    11.678    
                         clock uncertainty           -0.130    11.548    
    SLICE_X24Y87         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.482    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][25]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.079ns (6.260%)  route 1.183ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.499ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.183     3.027    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y101        FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.356    11.538    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y101        FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][25]/C
                         clock pessimism              0.151    11.689    
                         clock uncertainty           -0.130    11.559    
    SLICE_X24Y101        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.493    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][25]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.079ns (6.260%)  route 1.183ns (93.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.555ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.499ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.539     1.765    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.844 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         1.183     3.027    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X24Y101        FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.356    11.538    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X24Y101        FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]/C
                         clock pessimism              0.151    11.689    
                         clock uncertainty           -0.130    11.559    
    SLICE_X24Y101        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.493    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  8.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tengbe_test_gbe0_wb2axi4lite/current_address_reg[21]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.039ns (19.500%)  route 0.161ns (80.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.847ns (routing 0.305ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.346ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.847     0.967    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.006 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.161     1.167    tengbe_test_gbe0_wb2axi4lite/RST_O_reg_0
    SLICE_X26Y59         FDCE                                         f  tengbe_test_gbe0_wb2axi4lite/current_address_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.991     1.138    tengbe_test_gbe0_wb2axi4lite/axil_clk
    SLICE_X26Y59         FDCE                                         r  tengbe_test_gbe0_wb2axi4lite/current_address_reg[21]/C
                         clock pessimism             -0.071     1.067    
    SLICE_X26Y59         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.047    tengbe_test_gbe0_wb2axi4lite/current_address_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tengbe_test_gbe0_wb2axi4lite/current_address_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.039ns (19.500%)  route 0.161ns (80.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.847ns (routing 0.305ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.346ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.847     0.967    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.006 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.161     1.167    tengbe_test_gbe0_wb2axi4lite/RST_O_reg_0
    SLICE_X26Y59         FDCE                                         f  tengbe_test_gbe0_wb2axi4lite/current_address_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.987     1.134    tengbe_test_gbe0_wb2axi4lite/axil_clk
    SLICE_X26Y59         FDCE                                         r  tengbe_test_gbe0_wb2axi4lite/current_address_reg[18]/C
                         clock pessimism             -0.071     1.063    
    SLICE_X26Y59         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.043    tengbe_test_gbe0_wb2axi4lite/current_address_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tengbe_test_gbe0_wb2axi4lite/current_address_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.039ns (19.500%)  route 0.161ns (80.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.847ns (routing 0.305ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.346ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.847     0.967    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.006 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.161     1.167    tengbe_test_gbe0_wb2axi4lite/RST_O_reg_0
    SLICE_X26Y59         FDCE                                         f  tengbe_test_gbe0_wb2axi4lite/current_address_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.987     1.134    tengbe_test_gbe0_wb2axi4lite/axil_clk
    SLICE_X26Y59         FDCE                                         r  tengbe_test_gbe0_wb2axi4lite/current_address_reg[19]/C
                         clock pessimism             -0.071     1.063    
    SLICE_X26Y59         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.043    tengbe_test_gbe0_wb2axi4lite/current_address_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tengbe_test_gbe0_wb2axi4lite/current_address_reg[20]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.039ns (19.500%)  route 0.161ns (80.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.847ns (routing 0.305ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.346ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.847     0.967    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.006 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.161     1.167    tengbe_test_gbe0_wb2axi4lite/RST_O_reg_0
    SLICE_X26Y59         FDCE                                         f  tengbe_test_gbe0_wb2axi4lite/current_address_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.987     1.134    tengbe_test_gbe0_wb2axi4lite/axil_clk
    SLICE_X26Y59         FDCE                                         r  tengbe_test_gbe0_wb2axi4lite/current_address_reg[20]/C
                         clock pessimism             -0.071     1.063    
    SLICE_X26Y59         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.043    tengbe_test_gbe0_wb2axi4lite/current_address_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tengbe_test_gbe0_wb2axi4lite/current_address_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.039ns (19.500%)  route 0.161ns (80.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.847ns (routing 0.305ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.346ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.847     0.967    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.006 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=769, routed)         0.161     1.167    tengbe_test_gbe0_wb2axi4lite/RST_O_reg_0
    SLICE_X26Y59         FDCE                                         f  tengbe_test_gbe0_wb2axi4lite/current_address_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.987     1.134    tengbe_test_gbe0_wb2axi4lite/axil_clk
    SLICE_X26Y59         FDCE                                         r  tengbe_test_gbe0_wb2axi4lite/current_address_reg[22]/C
                         clock pessimism             -0.071     1.063    
    SLICE_X26Y59         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.043    tengbe_test_gbe0_wb2axi4lite/current_address_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.874ns (routing 0.305ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.346ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.874     0.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.032 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.059    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y41         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.081 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.157    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y41         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.001     1.148    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.140     1.008    
    SLICE_X32Y41         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.874ns (routing 0.305ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.346ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.874     0.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.032 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.059    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y41         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.081 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.157    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y41         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.001     1.148    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.140     1.008    
    SLICE_X32Y41         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.874ns (routing 0.305ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.346ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.874     0.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.032 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.059    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y41         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.081 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.157    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y41         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.001     1.148    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.140     1.008    
    SLICE_X32Y41         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.874ns (routing 0.305ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.346ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.874     0.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.032 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.059    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y41         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.081 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.157    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y41         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.001     1.148    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.140     1.008    
    SLICE_X32Y41         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.874ns (routing 0.305ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.346ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        0.874     0.994    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y41         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.032 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.027     1.059    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y41         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.081 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.076     1.157    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X32Y41         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=4514, routed)        1.001     1.148    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.140     1.008    
    SLICE_X32Y41         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.988    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.080ns (13.536%)  route 0.511ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.908ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.825ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.049     2.265    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.345 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.511     2.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X0Y213         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.826     8.419    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X0Y213         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.162     8.581    
                         clock uncertainty           -0.046     8.535    
    SLICE_X0Y213         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.469    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.080ns (13.536%)  route 0.511ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.908ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.825ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.049     2.265    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.345 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.511     2.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X0Y213         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.826     8.419    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X0Y213         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.162     8.581    
                         clock uncertainty           -0.046     8.535    
    SLICE_X0Y213         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     8.469    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.080ns (13.536%)  route 0.511ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 8.419 - 6.400 ) 
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.908ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.825ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.049     2.265    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.345 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.511     2.856    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X0Y213         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.826     8.419    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X0Y213         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.162     8.581    
                         clock uncertainty           -0.046     8.535    
    SLICE_X0Y213         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     8.469    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.081ns (24.545%)  route 0.249ns (75.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 8.388 - 6.400 ) 
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.908ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.825ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.023     2.239    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y187        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.320 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.249     2.569    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X15Y188        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.795     8.388    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y188        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.214     8.602    
                         clock uncertainty           -0.046     8.555    
    SLICE_X15Y188        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.489    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -2.569    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.908ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.825ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.048     2.264    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.343 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.249     2.592    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X11Y205        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.821     8.414    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X11Y205        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.218     8.632    
                         clock uncertainty           -0.046     8.586    
    SLICE_X11Y205        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.908ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.825ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.048     2.264    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.343 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.249     2.592    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X11Y205        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.821     8.414    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X11Y205        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism              0.218     8.632    
                         clock uncertainty           -0.046     8.586    
    SLICE_X11Y205        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     8.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 8.414 - 6.400 ) 
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.908ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.825ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.048     2.264    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.343 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.249     2.592    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X11Y205        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.821     8.414    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X11Y205        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.218     8.632    
                         clock uncertainty           -0.046     8.586    
    SLICE_X11Y205        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     8.520    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.592    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 8.389 - 6.400 ) 
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.908ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.825ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.023     2.239    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y187        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.318 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.205     2.523    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X15Y187        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.796     8.389    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y187        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.224     8.613    
                         clock uncertainty           -0.046     8.566    
    SLICE_X15Y187        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.500    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -2.523    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.079ns (27.817%)  route 0.205ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 8.388 - 6.400 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.908ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.825ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.022     2.238    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y189        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.205     2.522    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X15Y189        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.795     8.388    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y189        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism              0.224     8.612    
                         clock uncertainty           -0.046     8.565    
    SLICE_X15Y189        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.499    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (recovery check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxoutclk_out[0] rise@6.400ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.076ns (29.119%)  route 0.185ns (70.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 8.408 - 6.400 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.042ns (routing 0.908ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.825ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        2.042     2.258    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X13Y187        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y187        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.334 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.185     2.519    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X13Y187        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     6.479    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.593 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.815     8.408    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X13Y187        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism              0.226     8.634    
                         clock uncertainty           -0.046     8.587    
    SLICE_X13Y187        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066     8.521    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                  6.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.117ns (routing 0.493ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.551ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.117     1.243    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X13Y187        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y187        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.281 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__148/Q
                         net (fo=1, routed)           0.078     1.359    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X13Y187        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.261     1.401    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X13Y187        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.144     1.257    
    SLICE_X13Y187        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.237    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.116ns (routing 0.493ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.551ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.116     1.242    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X13Y188        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y188        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.280 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__149/Q
                         net (fo=1, routed)           0.078     1.358    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X13Y188        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.261     1.401    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X13Y188        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.145     1.256    
    SLICE_X13Y188        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.236    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.116ns (routing 0.493ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.551ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.116     1.242    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/rx_mii_clk
    SLICE_X13Y189        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.280 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out_reg_rep__150/Q
                         net (fo=1, routed)           0.078     1.358    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X13Y189        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.261     1.401    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/rx_serdes_clk
    SLICE_X13Y189        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.145     1.256    
    SLICE_X13Y189        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.236    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKOUT_RESET_CLKIN_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.107ns (routing 0.493ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.551ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.107     1.233    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y187        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.272 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__10/Q
                         net (fo=1, routed)           0.088     1.360    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[0]
    SLICE_X15Y187        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.245     1.385    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y187        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.144     1.241    
    SLICE_X15Y187        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.221    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.106ns (routing 0.493ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.551ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.106     1.232    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y189        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.271 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__12/Q
                         net (fo=1, routed)           0.088     1.359    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[2]
    SLICE_X15Y189        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.245     1.385    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y189        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.145     1.240    
    SLICE_X15Y189        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.220    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.120ns (routing 0.493ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.551ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.120     1.246    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.286 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.109     1.395    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X11Y205        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.264     1.404    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X11Y205        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.140     1.264    
    SLICE_X11Y205        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.244    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.120ns (routing 0.493ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.551ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.120     1.246    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.286 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.109     1.395    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X11Y205        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.264     1.404    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X11Y205        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.140     1.264    
    SLICE_X11Y205        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.244    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.120ns (routing 0.493ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.551ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.120     1.246    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.286 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk/s_out_d4_reg/Q
                         net (fo=3, routed)           0.109     1.395    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_reset
    SLICE_X11Y205        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.264     1.404    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/rx_mii_clk
    SLICE_X11Y205        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]/C
                         clock pessimism             -0.140     1.264    
    SLICE_X11Y205        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.244    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_MII_RESET_SYNC/reset_pipe_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.107ns (routing 0.493ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.551ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.107     1.233    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/rx_serdes_clk
    SLICE_X15Y187        FDRE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.273 f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out_reg_rep__11/Q
                         net (fo=1, routed)           0.110     1.383    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[2]_0[1]
    SLICE_X15Y188        FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.245     1.385    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/rx_mii_clk
    SLICE_X15Y188        FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]/C
                         clock pessimism             -0.138     1.247    
    SLICE_X15Y188        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.227    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_DESTRIPER/i_CLK_COMP/i_CLKIN_RESET_CLKOUT_SYNC/reset_pipe_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0] rise@0.000ns - rxoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.040ns (14.035%)  route 0.245ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.121ns (routing 0.493ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.551ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.121     1.247    tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/rx_clk_out_0
    SLICE_X11Y209        FDRE                                         r  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y209        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.287 f  tengbaser_infra0_inst/i_xxv_ethernet_1_reset_wrapper_0/i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone/s_out_d4_reg/Q
                         net (fo=143, routed)         0.245     1.532    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_reset
    SLICE_X0Y213         FDPE                                         f  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.058     0.058    tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/rxoutclk_out[0]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.140 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1793, routed)        1.266     1.406    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/rx_serdes_clk
    SLICE_X0Y213         FDPE                                         r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]/C
                         clock pessimism             -0.108     1.298    
    SLICE_X0Y213         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.278    tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_top_0/i_tengbaser_phy_ultrascale_CORE/i_RX_TOP/i_RX_CORE_RESET_SYNC/reset_pipe_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.229ns (15.525%)  route 1.246ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 8.495 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.010ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.015     3.830    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.903     8.495    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/C
                         clock pessimism              0.180     8.675    
                         clock uncertainty           -0.046     8.629    
    SLICE_X28Y115        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.563    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.229ns (15.525%)  route 1.246ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 8.495 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.010ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.015     3.830    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.903     8.495    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/C
                         clock pessimism              0.180     8.675    
                         clock uncertainty           -0.046     8.629    
    SLICE_X28Y115        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.563    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.229ns (15.525%)  route 1.246ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 8.495 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.010ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.015     3.830    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.903     8.495    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/C
                         clock pessimism              0.180     8.675    
                         clock uncertainty           -0.046     8.629    
    SLICE_X28Y115        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.563    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.229ns (15.525%)  route 1.246ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 8.495 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.903ns (routing 1.010ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.015     3.830    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.903     8.495    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                         clock pessimism              0.180     8.675    
                         clock uncertainty           -0.046     8.629    
    SLICE_X28Y115        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.563    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.229ns (15.557%)  route 1.243ns (84.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 8.494 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.010ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.012     3.827    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.902     8.494    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/C
                         clock pessimism              0.180     8.674    
                         clock uncertainty           -0.046     8.628    
    SLICE_X28Y115        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.562    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.229ns (15.557%)  route 1.243ns (84.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 8.494 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.010ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.012     3.827    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.902     8.494    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]/C
                         clock pessimism              0.180     8.674    
                         clock uncertainty           -0.046     8.628    
    SLICE_X28Y115        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.562    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[47]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.229ns (15.557%)  route 1.243ns (84.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 8.494 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.010ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.012     3.827    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X28Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.902     8.494    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X28Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]/C
                         clock pessimism              0.180     8.674    
                         clock uncertainty           -0.046     8.628    
    SLICE_X28Y115        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     8.562    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -3.827    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.229ns (15.685%)  route 1.231ns (84.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.010ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.000     3.815    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X29Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.899     8.491    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X29Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/C
                         clock pessimism              0.180     8.671    
                         clock uncertainty           -0.046     8.625    
    SLICE_X29Y115        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.559    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.229ns (15.685%)  route 1.231ns (84.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.010ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.000     3.815    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X29Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.899     8.491    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X29Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.180     8.671    
                         clock uncertainty           -0.046     8.625    
    SLICE_X29Y115        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.559    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txoutclk_out[0] rise@6.400ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.229ns (15.685%)  route 1.231ns (84.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 8.491 - 6.400 ) 
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.113ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.899ns (routing 1.010ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        2.140     2.355    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y114        FDRE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.434 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.231     2.665    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X31Y114        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.815 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[63]_i_2/O
                         net (fo=170, routed)         1.000     3.815    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/AR[0]
    SLICE_X29Y115        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      6.400     6.400 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     6.400 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     6.478    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.592 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.899     8.491    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X29Y115        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.180     8.671    
                         clock uncertainty           -0.046     8.625    
    SLICE_X29Y115        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.559    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  4.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.678ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.316     1.455    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.115     1.340    
    SLICE_X29Y135        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.320    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.678ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.316     1.455    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.115     1.340    
    SLICE_X29Y135        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.320    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.678ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.316     1.455    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.115     1.340    
    SLICE_X29Y135        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.320    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.678ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.316     1.455    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.115     1.340    
    SLICE_X29Y135        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.320    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.678ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.312     1.451    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.115     1.336    
    SLICE_X29Y135        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.316    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.678ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.312     1.451    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.115     1.336    
    SLICE_X29Y135        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.316    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.678ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.312     1.451    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.115     1.336    
    SLICE_X29Y135        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.316    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.678ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.312     1.451    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.115     1.336    
    SLICE_X29Y135        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.316    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.155ns (routing 0.606ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.678ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.155     1.280    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.319 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.418    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.312     1.451    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.115     1.336    
    SLICE_X29Y135        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.316    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.153ns (routing 0.606ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.678ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.052     0.052    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.153     1.278    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y120        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.318 f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.076     1.394    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y120        FDPE                                         f  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y5   GTYE4_CHANNEL                0.000     0.000 r  tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.057     0.057    tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/txoutclk_out[0]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=2118, routed)        1.308     1.447    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y120        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.150     1.297    
    SLICE_X35Y120        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     1.277    tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.076ns (9.394%)  route 0.733ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.025 - 3.906 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.944ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.859ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.071     3.835    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.911 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=37, routed)          0.733     4.644    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y134        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.854     8.025    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X26Y134        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.355     7.670    
                         clock uncertainty           -0.062     7.608    
    SLICE_X26Y134        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     7.542    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.076ns (9.394%)  route 0.733ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.025 - 3.906 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.944ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.859ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.071     3.835    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.911 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=37, routed)          0.733     4.644    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y134        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.854     8.025    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X26Y134        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.355     7.670    
                         clock uncertainty           -0.062     7.608    
    SLICE_X26Y134        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     7.542    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.076ns (9.394%)  route 0.733ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.025 - 3.906 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.944ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.859ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.071     3.835    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.911 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=37, routed)          0.733     4.644    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y134        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.854     8.025    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X26Y134        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.355     7.670    
                         clock uncertainty           -0.062     7.608    
    SLICE_X26Y134        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     7.542    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.076ns (9.394%)  route 0.733ns (90.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.025 - 3.906 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.944ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.859ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.071     3.835    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y135        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.911 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=37, routed)          0.733     4.644    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y134        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.854     8.025    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X26Y134        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.355     7.670    
                         clock uncertainty           -0.062     7.608    
    SLICE_X26Y134        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     7.542    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.080ns (12.289%)  route 0.571ns (87.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.092ns = ( 7.998 - 3.906 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.944ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.859ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.064     3.828    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.908 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.571     4.479    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X35Y134        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.827     7.998    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X35Y134        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.355     7.643    
                         clock uncertainty           -0.062     7.581    
    SLICE_X35Y134        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.515    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.077ns (11.846%)  route 0.573ns (88.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 7.952 - 3.906 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.944ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.859ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.011     3.775    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y108        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.852 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.573     4.425    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.781     7.952    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y111        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.359     7.593    
                         clock uncertainty           -0.062     7.531    
    SLICE_X37Y111        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.465    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.077ns (11.846%)  route 0.573ns (88.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 7.952 - 3.906 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.944ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.859ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.011     3.775    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y108        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.852 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=43, routed)          0.573     4.425    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X37Y111        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.781     7.952    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y111        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.359     7.593    
                         clock uncertainty           -0.062     7.531    
    SLICE_X37Y111        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     7.465    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.080ns (11.905%)  route 0.592ns (88.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 8.007 - 3.906 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.944ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.859ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.064     3.828    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.908 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.592     4.500    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y134        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.836     8.007    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y134        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.306     7.701    
                         clock uncertainty           -0.062     7.639    
    SLICE_X34Y134        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066     7.573    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.080ns (11.905%)  route 0.592ns (88.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 8.007 - 3.906 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.944ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.859ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.064     3.828    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.908 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.592     4.500    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y134        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.836     8.007    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y134        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.306     7.701    
                         clock uncertainty           -0.062     7.639    
    SLICE_X34Y134        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     7.573    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.906ns  (user_clk_mmcm rise@3.906ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.080ns (11.905%)  route 0.592ns (88.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.101ns = ( 8.007 - 3.906 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.064ns (routing 0.944ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.859ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.029    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.057 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.562     1.619    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.492 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.736    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.764 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        2.064     3.828    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.908 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.592     4.500    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X34Y134        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      3.906     3.906 r  
    AL16                                              0.000     3.906 r  clk_100_p (IN)
                         net (fo=0)                   0.000     3.906    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     4.452 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.492    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.492 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.779    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.803 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.500     5.303    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.933 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.147    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.171 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.836     8.007    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X34Y134        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.306     7.701    
                         clock uncertainty           -0.062     7.639    
    SLICE_X34Y134        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     7.573    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  3.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.117ns (routing 0.516ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.573ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.117     2.349    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.388 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.100     2.488    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X29Y109        FDPE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.263     2.182    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X29Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.222     2.404    
    SLICE_X29Y109        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.384    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.117ns (routing 0.516ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.573ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.117     2.349    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.388 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.100     2.488    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X29Y109        FDPE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.263     2.182    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.222     2.404    
    SLICE_X29Y109        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.384    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.117ns (routing 0.516ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.573ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.117     2.349    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.388 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.100     2.488    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_1
    SLICE_X29Y109        FDPE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.263     2.182    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.222     2.404    
    SLICE_X29Y109        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.384    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.139ns (routing 0.516ns, distribution 0.623ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.573ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.139     2.371    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X30Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y135        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.410 f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.100     2.510    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.284     2.203    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.219     2.422    
    SLICE_X27Y135        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.402    tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.127ns (routing 0.516ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.573ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.127     2.359    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.398 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.147     2.545    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y135        FDPE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.278     2.197    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.219     2.416    
    SLICE_X34Y135        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.396    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.117ns (routing 0.516ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.573ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.117     2.349    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.388 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.107     2.495    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y110        FDCE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.254     2.173    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y110        FDCE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.192     2.366    
    SLICE_X30Y110        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.346    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.117ns (routing 0.516ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.573ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.117     2.349    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.388 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.107     2.495    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y110        FDPE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.254     2.173    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y110        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.192     2.366    
    SLICE_X30Y110        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.346    tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.081%)  route 0.146ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.127ns (routing 0.516ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.573ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.127     2.359    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.398 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.146     2.544    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y135        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.276     2.195    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.219     2.414    
    SLICE_X34Y135        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.394    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.039ns (21.081%)  route 0.146ns (78.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.127ns (routing 0.516ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.573ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.127     2.359    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y135        FDPE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y135        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.398 f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.146     2.544    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y135        FDCE                                         f  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.276     2.195    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y135        FDCE                                         r  tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.219     2.414    
    SLICE_X34Y135        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.394    tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Destination:            tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock user_clk_mmcm  {rise@0.000ns fall@1.953ns period=3.906ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.107ns (routing 0.516ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.573ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.506    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.317     0.840    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.070 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.215    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.232 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.107     2.339    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y109        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.378 f  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.121     2.499    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y108        FDPE                                         f  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.658    zcu111_infr_inst/clk_100
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.677 r  zcu111_infr_inst/clk_100_BUFGCE_inst/O
                         net (fo=1, routed)           0.353     1.030    zcu111_infr_inst/clk_100_BUFGCE
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.735 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.900    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.919 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X2Y1 (CLOCK_ROOT)    net (fo=1895, routed)        1.245     2.164    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y108        FDPE                                         r  tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.193     2.358    
    SLICE_X35Y108        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.338    tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.162    





