
sinking-clock_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021c0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  0800227c  0800227c  0001227c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022f4  080022f4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080022f4  080022f4  000122f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080022fc  080022fc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022fc  080022fc  000122fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002300  08002300  00012300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002304  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08002310  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002310  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000953a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014dc  00000000  00000000  0002956e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0002aa50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006d8  00000000  00000000  0002b1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000148ab  00000000  00000000  0002b878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008bc4  00000000  00000000  00040123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000843f3  00000000  00000000  00048ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cd0da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000193c  00000000  00000000  000cd12c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002264 	.word	0x08002264

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002264 	.word	0x08002264

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_uldivmod>:
 800021c:	2b00      	cmp	r3, #0
 800021e:	d111      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000220:	2a00      	cmp	r2, #0
 8000222:	d10f      	bne.n	8000244 <__aeabi_uldivmod+0x28>
 8000224:	2900      	cmp	r1, #0
 8000226:	d100      	bne.n	800022a <__aeabi_uldivmod+0xe>
 8000228:	2800      	cmp	r0, #0
 800022a:	d002      	beq.n	8000232 <__aeabi_uldivmod+0x16>
 800022c:	2100      	movs	r1, #0
 800022e:	43c9      	mvns	r1, r1
 8000230:	0008      	movs	r0, r1
 8000232:	b407      	push	{r0, r1, r2}
 8000234:	4802      	ldr	r0, [pc, #8]	; (8000240 <__aeabi_uldivmod+0x24>)
 8000236:	a102      	add	r1, pc, #8	; (adr r1, 8000240 <__aeabi_uldivmod+0x24>)
 8000238:	1840      	adds	r0, r0, r1
 800023a:	9002      	str	r0, [sp, #8]
 800023c:	bd03      	pop	{r0, r1, pc}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	ffffffd9 	.word	0xffffffd9
 8000244:	b403      	push	{r0, r1}
 8000246:	4668      	mov	r0, sp
 8000248:	b501      	push	{r0, lr}
 800024a:	9802      	ldr	r0, [sp, #8]
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	9b01      	ldr	r3, [sp, #4]
 8000252:	469e      	mov	lr, r3
 8000254:	b002      	add	sp, #8
 8000256:	bc0c      	pop	{r2, r3}
 8000258:	4770      	bx	lr
 800025a:	46c0      	nop			; (mov r8, r8)

0800025c <__udivmoddi4>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	0004      	movs	r4, r0
 800026a:	000d      	movs	r5, r1
 800026c:	4692      	mov	sl, r2
 800026e:	4699      	mov	r9, r3
 8000270:	b083      	sub	sp, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d830      	bhi.n	80002d8 <__udivmoddi4+0x7c>
 8000276:	d02d      	beq.n	80002d4 <__udivmoddi4+0x78>
 8000278:	4649      	mov	r1, r9
 800027a:	4650      	mov	r0, sl
 800027c:	f000 f8ba 	bl	80003f4 <__clzdi2>
 8000280:	0029      	movs	r1, r5
 8000282:	0006      	movs	r6, r0
 8000284:	0020      	movs	r0, r4
 8000286:	f000 f8b5 	bl	80003f4 <__clzdi2>
 800028a:	1a33      	subs	r3, r6, r0
 800028c:	4698      	mov	r8, r3
 800028e:	3b20      	subs	r3, #32
 8000290:	469b      	mov	fp, r3
 8000292:	d433      	bmi.n	80002fc <__udivmoddi4+0xa0>
 8000294:	465a      	mov	r2, fp
 8000296:	4653      	mov	r3, sl
 8000298:	4093      	lsls	r3, r2
 800029a:	4642      	mov	r2, r8
 800029c:	001f      	movs	r7, r3
 800029e:	4653      	mov	r3, sl
 80002a0:	4093      	lsls	r3, r2
 80002a2:	001e      	movs	r6, r3
 80002a4:	42af      	cmp	r7, r5
 80002a6:	d83a      	bhi.n	800031e <__udivmoddi4+0xc2>
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d100      	bne.n	80002ae <__udivmoddi4+0x52>
 80002ac:	e078      	b.n	80003a0 <__udivmoddi4+0x144>
 80002ae:	465b      	mov	r3, fp
 80002b0:	1ba4      	subs	r4, r4, r6
 80002b2:	41bd      	sbcs	r5, r7
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da00      	bge.n	80002ba <__udivmoddi4+0x5e>
 80002b8:	e075      	b.n	80003a6 <__udivmoddi4+0x14a>
 80002ba:	2200      	movs	r2, #0
 80002bc:	2300      	movs	r3, #0
 80002be:	9200      	str	r2, [sp, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	2301      	movs	r3, #1
 80002c4:	465a      	mov	r2, fp
 80002c6:	4093      	lsls	r3, r2
 80002c8:	9301      	str	r3, [sp, #4]
 80002ca:	2301      	movs	r3, #1
 80002cc:	4642      	mov	r2, r8
 80002ce:	4093      	lsls	r3, r2
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	e028      	b.n	8000326 <__udivmoddi4+0xca>
 80002d4:	4282      	cmp	r2, r0
 80002d6:	d9cf      	bls.n	8000278 <__udivmoddi4+0x1c>
 80002d8:	2200      	movs	r2, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	9200      	str	r2, [sp, #0]
 80002de:	9301      	str	r3, [sp, #4]
 80002e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d001      	beq.n	80002ea <__udivmoddi4+0x8e>
 80002e6:	601c      	str	r4, [r3, #0]
 80002e8:	605d      	str	r5, [r3, #4]
 80002ea:	9800      	ldr	r0, [sp, #0]
 80002ec:	9901      	ldr	r1, [sp, #4]
 80002ee:	b003      	add	sp, #12
 80002f0:	bcf0      	pop	{r4, r5, r6, r7}
 80002f2:	46bb      	mov	fp, r7
 80002f4:	46b2      	mov	sl, r6
 80002f6:	46a9      	mov	r9, r5
 80002f8:	46a0      	mov	r8, r4
 80002fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fc:	4642      	mov	r2, r8
 80002fe:	2320      	movs	r3, #32
 8000300:	1a9b      	subs	r3, r3, r2
 8000302:	4652      	mov	r2, sl
 8000304:	40da      	lsrs	r2, r3
 8000306:	4641      	mov	r1, r8
 8000308:	0013      	movs	r3, r2
 800030a:	464a      	mov	r2, r9
 800030c:	408a      	lsls	r2, r1
 800030e:	0017      	movs	r7, r2
 8000310:	4642      	mov	r2, r8
 8000312:	431f      	orrs	r7, r3
 8000314:	4653      	mov	r3, sl
 8000316:	4093      	lsls	r3, r2
 8000318:	001e      	movs	r6, r3
 800031a:	42af      	cmp	r7, r5
 800031c:	d9c4      	bls.n	80002a8 <__udivmoddi4+0x4c>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	4643      	mov	r3, r8
 8000328:	2b00      	cmp	r3, #0
 800032a:	d0d9      	beq.n	80002e0 <__udivmoddi4+0x84>
 800032c:	07fb      	lsls	r3, r7, #31
 800032e:	0872      	lsrs	r2, r6, #1
 8000330:	431a      	orrs	r2, r3
 8000332:	4646      	mov	r6, r8
 8000334:	087b      	lsrs	r3, r7, #1
 8000336:	e00e      	b.n	8000356 <__udivmoddi4+0xfa>
 8000338:	42ab      	cmp	r3, r5
 800033a:	d101      	bne.n	8000340 <__udivmoddi4+0xe4>
 800033c:	42a2      	cmp	r2, r4
 800033e:	d80c      	bhi.n	800035a <__udivmoddi4+0xfe>
 8000340:	1aa4      	subs	r4, r4, r2
 8000342:	419d      	sbcs	r5, r3
 8000344:	2001      	movs	r0, #1
 8000346:	1924      	adds	r4, r4, r4
 8000348:	416d      	adcs	r5, r5
 800034a:	2100      	movs	r1, #0
 800034c:	3e01      	subs	r6, #1
 800034e:	1824      	adds	r4, r4, r0
 8000350:	414d      	adcs	r5, r1
 8000352:	2e00      	cmp	r6, #0
 8000354:	d006      	beq.n	8000364 <__udivmoddi4+0x108>
 8000356:	42ab      	cmp	r3, r5
 8000358:	d9ee      	bls.n	8000338 <__udivmoddi4+0xdc>
 800035a:	3e01      	subs	r6, #1
 800035c:	1924      	adds	r4, r4, r4
 800035e:	416d      	adcs	r5, r5
 8000360:	2e00      	cmp	r6, #0
 8000362:	d1f8      	bne.n	8000356 <__udivmoddi4+0xfa>
 8000364:	9800      	ldr	r0, [sp, #0]
 8000366:	9901      	ldr	r1, [sp, #4]
 8000368:	465b      	mov	r3, fp
 800036a:	1900      	adds	r0, r0, r4
 800036c:	4169      	adcs	r1, r5
 800036e:	2b00      	cmp	r3, #0
 8000370:	db24      	blt.n	80003bc <__udivmoddi4+0x160>
 8000372:	002b      	movs	r3, r5
 8000374:	465a      	mov	r2, fp
 8000376:	4644      	mov	r4, r8
 8000378:	40d3      	lsrs	r3, r2
 800037a:	002a      	movs	r2, r5
 800037c:	40e2      	lsrs	r2, r4
 800037e:	001c      	movs	r4, r3
 8000380:	465b      	mov	r3, fp
 8000382:	0015      	movs	r5, r2
 8000384:	2b00      	cmp	r3, #0
 8000386:	db2a      	blt.n	80003de <__udivmoddi4+0x182>
 8000388:	0026      	movs	r6, r4
 800038a:	409e      	lsls	r6, r3
 800038c:	0033      	movs	r3, r6
 800038e:	0026      	movs	r6, r4
 8000390:	4647      	mov	r7, r8
 8000392:	40be      	lsls	r6, r7
 8000394:	0032      	movs	r2, r6
 8000396:	1a80      	subs	r0, r0, r2
 8000398:	4199      	sbcs	r1, r3
 800039a:	9000      	str	r0, [sp, #0]
 800039c:	9101      	str	r1, [sp, #4]
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x84>
 80003a0:	42a3      	cmp	r3, r4
 80003a2:	d8bc      	bhi.n	800031e <__udivmoddi4+0xc2>
 80003a4:	e783      	b.n	80002ae <__udivmoddi4+0x52>
 80003a6:	4642      	mov	r2, r8
 80003a8:	2320      	movs	r3, #32
 80003aa:	2100      	movs	r1, #0
 80003ac:	1a9b      	subs	r3, r3, r2
 80003ae:	2200      	movs	r2, #0
 80003b0:	9100      	str	r1, [sp, #0]
 80003b2:	9201      	str	r2, [sp, #4]
 80003b4:	2201      	movs	r2, #1
 80003b6:	40da      	lsrs	r2, r3
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	e786      	b.n	80002ca <__udivmoddi4+0x6e>
 80003bc:	4642      	mov	r2, r8
 80003be:	2320      	movs	r3, #32
 80003c0:	1a9b      	subs	r3, r3, r2
 80003c2:	002a      	movs	r2, r5
 80003c4:	4646      	mov	r6, r8
 80003c6:	409a      	lsls	r2, r3
 80003c8:	0023      	movs	r3, r4
 80003ca:	40f3      	lsrs	r3, r6
 80003cc:	4644      	mov	r4, r8
 80003ce:	4313      	orrs	r3, r2
 80003d0:	002a      	movs	r2, r5
 80003d2:	40e2      	lsrs	r2, r4
 80003d4:	001c      	movs	r4, r3
 80003d6:	465b      	mov	r3, fp
 80003d8:	0015      	movs	r5, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	dad4      	bge.n	8000388 <__udivmoddi4+0x12c>
 80003de:	4642      	mov	r2, r8
 80003e0:	002f      	movs	r7, r5
 80003e2:	2320      	movs	r3, #32
 80003e4:	0026      	movs	r6, r4
 80003e6:	4097      	lsls	r7, r2
 80003e8:	1a9b      	subs	r3, r3, r2
 80003ea:	40de      	lsrs	r6, r3
 80003ec:	003b      	movs	r3, r7
 80003ee:	4333      	orrs	r3, r6
 80003f0:	e7cd      	b.n	800038e <__udivmoddi4+0x132>
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__clzdi2>:
 80003f4:	b510      	push	{r4, lr}
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d103      	bne.n	8000402 <__clzdi2+0xe>
 80003fa:	f000 f807 	bl	800040c <__clzsi2>
 80003fe:	3020      	adds	r0, #32
 8000400:	e002      	b.n	8000408 <__clzdi2+0x14>
 8000402:	0008      	movs	r0, r1
 8000404:	f000 f802 	bl	800040c <__clzsi2>
 8000408:	bd10      	pop	{r4, pc}
 800040a:	46c0      	nop			; (mov r8, r8)

0800040c <__clzsi2>:
 800040c:	211c      	movs	r1, #28
 800040e:	2301      	movs	r3, #1
 8000410:	041b      	lsls	r3, r3, #16
 8000412:	4298      	cmp	r0, r3
 8000414:	d301      	bcc.n	800041a <__clzsi2+0xe>
 8000416:	0c00      	lsrs	r0, r0, #16
 8000418:	3910      	subs	r1, #16
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	4298      	cmp	r0, r3
 800041e:	d301      	bcc.n	8000424 <__clzsi2+0x18>
 8000420:	0a00      	lsrs	r0, r0, #8
 8000422:	3908      	subs	r1, #8
 8000424:	091b      	lsrs	r3, r3, #4
 8000426:	4298      	cmp	r0, r3
 8000428:	d301      	bcc.n	800042e <__clzsi2+0x22>
 800042a:	0900      	lsrs	r0, r0, #4
 800042c:	3904      	subs	r1, #4
 800042e:	a202      	add	r2, pc, #8	; (adr r2, 8000438 <__clzsi2+0x2c>)
 8000430:	5c10      	ldrb	r0, [r2, r0]
 8000432:	1840      	adds	r0, r0, r1
 8000434:	4770      	bx	lr
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	02020304 	.word	0x02020304
 800043c:	01010101 	.word	0x01010101
	...

08000448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800044c:	f000 fa02 	bl	8000854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000450:	f000 f805 	bl	800045e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000454:	f000 f880 	bl	8000558 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000458:	f000 f84a 	bl	80004f0 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800045c:	e7fe      	b.n	800045c <main+0x14>

0800045e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800045e:	b590      	push	{r4, r7, lr}
 8000460:	b093      	sub	sp, #76	; 0x4c
 8000462:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000464:	2410      	movs	r4, #16
 8000466:	193b      	adds	r3, r7, r4
 8000468:	0018      	movs	r0, r3
 800046a:	2338      	movs	r3, #56	; 0x38
 800046c:	001a      	movs	r2, r3
 800046e:	2100      	movs	r1, #0
 8000470:	f001 fef0 	bl	8002254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000474:	003b      	movs	r3, r7
 8000476:	0018      	movs	r0, r3
 8000478:	2310      	movs	r3, #16
 800047a:	001a      	movs	r2, r3
 800047c:	2100      	movs	r1, #0
 800047e:	f001 fee9 	bl	8002254 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000482:	2380      	movs	r3, #128	; 0x80
 8000484:	009b      	lsls	r3, r3, #2
 8000486:	0018      	movs	r0, r3
 8000488:	f000 fd18 	bl	8000ebc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800048c:	193b      	adds	r3, r7, r4
 800048e:	2202      	movs	r2, #2
 8000490:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000492:	193b      	adds	r3, r7, r4
 8000494:	2280      	movs	r2, #128	; 0x80
 8000496:	0052      	lsls	r2, r2, #1
 8000498:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800049a:	193b      	adds	r3, r7, r4
 800049c:	2200      	movs	r2, #0
 800049e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	2240      	movs	r2, #64	; 0x40
 80004a4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	2200      	movs	r2, #0
 80004aa:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 fd50 	bl	8000f54 <HAL_RCC_OscConfig>
 80004b4:	1e03      	subs	r3, r0, #0
 80004b6:	d001      	beq.n	80004bc <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004b8:	f000 f902 	bl	80006c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004bc:	003b      	movs	r3, r7
 80004be:	2207      	movs	r2, #7
 80004c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004c2:	003b      	movs	r3, r7
 80004c4:	2200      	movs	r2, #0
 80004c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004c8:	003b      	movs	r3, r7
 80004ca:	2200      	movs	r2, #0
 80004cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004ce:	003b      	movs	r3, r7
 80004d0:	2200      	movs	r2, #0
 80004d2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004d4:	003b      	movs	r3, r7
 80004d6:	2100      	movs	r1, #0
 80004d8:	0018      	movs	r0, r3
 80004da:	f001 f855 	bl	8001588 <HAL_RCC_ClockConfig>
 80004de:	1e03      	subs	r3, r0, #0
 80004e0:	d001      	beq.n	80004e6 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80004e2:	f000 f8ed 	bl	80006c0 <Error_Handler>
  }
}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b013      	add	sp, #76	; 0x4c
 80004ec:	bd90      	pop	{r4, r7, pc}
	...

080004f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004f4:	4b16      	ldr	r3, [pc, #88]	; (8000550 <MX_USART2_UART_Init+0x60>)
 80004f6:	4a17      	ldr	r2, [pc, #92]	; (8000554 <MX_USART2_UART_Init+0x64>)
 80004f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004fa:	4b15      	ldr	r3, [pc, #84]	; (8000550 <MX_USART2_UART_Init+0x60>)
 80004fc:	22e1      	movs	r2, #225	; 0xe1
 80004fe:	0252      	lsls	r2, r2, #9
 8000500:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 8000502:	4b13      	ldr	r3, [pc, #76]	; (8000550 <MX_USART2_UART_Init+0x60>)
 8000504:	2280      	movs	r2, #128	; 0x80
 8000506:	0552      	lsls	r2, r2, #21
 8000508:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800050a:	4b11      	ldr	r3, [pc, #68]	; (8000550 <MX_USART2_UART_Init+0x60>)
 800050c:	2200      	movs	r2, #0
 800050e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000510:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <MX_USART2_UART_Init+0x60>)
 8000512:	2200      	movs	r2, #0
 8000514:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <MX_USART2_UART_Init+0x60>)
 8000518:	220c      	movs	r2, #12
 800051a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800051c:	4b0c      	ldr	r3, [pc, #48]	; (8000550 <MX_USART2_UART_Init+0x60>)
 800051e:	2200      	movs	r2, #0
 8000520:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000522:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <MX_USART2_UART_Init+0x60>)
 8000524:	2200      	movs	r2, #0
 8000526:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000528:	4b09      	ldr	r3, [pc, #36]	; (8000550 <MX_USART2_UART_Init+0x60>)
 800052a:	2200      	movs	r2, #0
 800052c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <MX_USART2_UART_Init+0x60>)
 8000530:	2200      	movs	r2, #0
 8000532:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000534:	4b06      	ldr	r3, [pc, #24]	; (8000550 <MX_USART2_UART_Init+0x60>)
 8000536:	2200      	movs	r2, #0
 8000538:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800053a:	4b05      	ldr	r3, [pc, #20]	; (8000550 <MX_USART2_UART_Init+0x60>)
 800053c:	0018      	movs	r0, r3
 800053e:	f001 f9cd 	bl	80018dc <HAL_UART_Init>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000546:	f000 f8bb 	bl	80006c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000028 	.word	0x20000028
 8000554:	40004400 	.word	0x40004400

08000558 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b089      	sub	sp, #36	; 0x24
 800055c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055e:	240c      	movs	r4, #12
 8000560:	193b      	adds	r3, r7, r4
 8000562:	0018      	movs	r0, r3
 8000564:	2314      	movs	r3, #20
 8000566:	001a      	movs	r2, r3
 8000568:	2100      	movs	r1, #0
 800056a:	f001 fe73 	bl	8002254 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800056e:	4b46      	ldr	r3, [pc, #280]	; (8000688 <MX_GPIO_Init+0x130>)
 8000570:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000572:	4b45      	ldr	r3, [pc, #276]	; (8000688 <MX_GPIO_Init+0x130>)
 8000574:	2104      	movs	r1, #4
 8000576:	430a      	orrs	r2, r1
 8000578:	635a      	str	r2, [r3, #52]	; 0x34
 800057a:	4b43      	ldr	r3, [pc, #268]	; (8000688 <MX_GPIO_Init+0x130>)
 800057c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800057e:	2204      	movs	r2, #4
 8000580:	4013      	ands	r3, r2
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000586:	4b40      	ldr	r3, [pc, #256]	; (8000688 <MX_GPIO_Init+0x130>)
 8000588:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800058a:	4b3f      	ldr	r3, [pc, #252]	; (8000688 <MX_GPIO_Init+0x130>)
 800058c:	2120      	movs	r1, #32
 800058e:	430a      	orrs	r2, r1
 8000590:	635a      	str	r2, [r3, #52]	; 0x34
 8000592:	4b3d      	ldr	r3, [pc, #244]	; (8000688 <MX_GPIO_Init+0x130>)
 8000594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000596:	2220      	movs	r2, #32
 8000598:	4013      	ands	r3, r2
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059e:	4b3a      	ldr	r3, [pc, #232]	; (8000688 <MX_GPIO_Init+0x130>)
 80005a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005a2:	4b39      	ldr	r3, [pc, #228]	; (8000688 <MX_GPIO_Init+0x130>)
 80005a4:	2101      	movs	r1, #1
 80005a6:	430a      	orrs	r2, r1
 80005a8:	635a      	str	r2, [r3, #52]	; 0x34
 80005aa:	4b37      	ldr	r3, [pc, #220]	; (8000688 <MX_GPIO_Init+0x130>)
 80005ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ae:	2201      	movs	r2, #1
 80005b0:	4013      	ands	r3, r2
 80005b2:	603b      	str	r3, [r7, #0]
 80005b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80005b6:	23a0      	movs	r3, #160	; 0xa0
 80005b8:	05db      	lsls	r3, r3, #23
 80005ba:	2200      	movs	r2, #0
 80005bc:	2101      	movs	r1, #1
 80005be:	0018      	movs	r0, r3
 80005c0:	f000 fc10 	bl	8000de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80005c4:	4b31      	ldr	r3, [pc, #196]	; (800068c <MX_GPIO_Init+0x134>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	2140      	movs	r1, #64	; 0x40
 80005ca:	0018      	movs	r0, r3
 80005cc:	f000 fc0a 	bl	8000de4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	2204      	movs	r2, #4
 80005d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	2288      	movs	r2, #136	; 0x88
 80005da:	0352      	lsls	r2, r2, #13
 80005dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	4a2a      	ldr	r2, [pc, #168]	; (8000690 <MX_GPIO_Init+0x138>)
 80005e8:	0019      	movs	r1, r3
 80005ea:	0010      	movs	r0, r2
 80005ec:	f000 fa96 	bl	8000b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	2201      	movs	r2, #1
 80005f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f6:	193b      	adds	r3, r7, r4
 80005f8:	2201      	movs	r2, #1
 80005fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	193b      	adds	r3, r7, r4
 80005fe:	2200      	movs	r2, #0
 8000600:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000602:	193b      	adds	r3, r7, r4
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000608:	193a      	adds	r2, r7, r4
 800060a:	23a0      	movs	r3, #160	; 0xa0
 800060c:	05db      	lsls	r3, r3, #23
 800060e:	0011      	movs	r1, r2
 8000610:	0018      	movs	r0, r3
 8000612:	f000 fa83 	bl	8000b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000616:	193b      	adds	r3, r7, r4
 8000618:	2202      	movs	r2, #2
 800061a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800061c:	193b      	adds	r3, r7, r4
 800061e:	2284      	movs	r2, #132	; 0x84
 8000620:	0392      	lsls	r2, r2, #14
 8000622:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000624:	193b      	adds	r3, r7, r4
 8000626:	2201      	movs	r2, #1
 8000628:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062a:	193a      	adds	r2, r7, r4
 800062c:	23a0      	movs	r3, #160	; 0xa0
 800062e:	05db      	lsls	r3, r3, #23
 8000630:	0011      	movs	r1, r2
 8000632:	0018      	movs	r0, r3
 8000634:	f000 fa72 	bl	8000b1c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000638:	0021      	movs	r1, r4
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2240      	movs	r2, #64	; 0x40
 800063e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2201      	movs	r2, #1
 8000644:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000652:	187b      	adds	r3, r7, r1
 8000654:	4a0d      	ldr	r2, [pc, #52]	; (800068c <MX_GPIO_Init+0x134>)
 8000656:	0019      	movs	r1, r3
 8000658:	0010      	movs	r0, r2
 800065a:	f000 fa5f 	bl	8000b1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800065e:	2200      	movs	r2, #0
 8000660:	2100      	movs	r1, #0
 8000662:	2005      	movs	r0, #5
 8000664:	f000 fa28 	bl	8000ab8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000668:	2005      	movs	r0, #5
 800066a:	f000 fa3a 	bl	8000ae2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 800066e:	2200      	movs	r2, #0
 8000670:	2100      	movs	r1, #0
 8000672:	2006      	movs	r0, #6
 8000674:	f000 fa20 	bl	8000ab8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000678:	2006      	movs	r0, #6
 800067a:	f000 fa32 	bl	8000ae2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b009      	add	sp, #36	; 0x24
 8000684:	bd90      	pop	{r4, r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	40021000 	.word	0x40021000
 800068c:	50000800 	.word	0x50000800
 8000690:	50001400 	.word	0x50001400

08000694 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	0002      	movs	r2, r0
 800069c:	1dbb      	adds	r3, r7, #6
 800069e:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == GPIO_PIN_1) {
 80006a0:	1dbb      	adds	r3, r7, #6
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	2b02      	cmp	r3, #2
 80006a6:	d106      	bne.n	80006b6 <HAL_GPIO_EXTI_Falling_Callback+0x22>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 80006a8:	23a0      	movs	r3, #160	; 0xa0
 80006aa:	05db      	lsls	r3, r3, #23
 80006ac:	2101      	movs	r1, #1
 80006ae:	0018      	movs	r0, r3
 80006b0:	f000 fbb5 	bl	8000e1e <HAL_GPIO_TogglePin>
  } else {
      __NOP();
  }
}
 80006b4:	e000      	b.n	80006b8 <HAL_GPIO_EXTI_Falling_Callback+0x24>
      __NOP();
 80006b6:	46c0      	nop			; (mov r8, r8)
}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b002      	add	sp, #8
 80006be:	bd80      	pop	{r7, pc}

080006c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c4:	b672      	cpsid	i
}
 80006c6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006c8:	e7fe      	b.n	80006c8 <Error_Handler+0x8>
	...

080006cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d2:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <HAL_MspInit+0x44>)
 80006d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <HAL_MspInit+0x44>)
 80006d8:	2101      	movs	r1, #1
 80006da:	430a      	orrs	r2, r1
 80006dc:	641a      	str	r2, [r3, #64]	; 0x40
 80006de:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <HAL_MspInit+0x44>)
 80006e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e2:	2201      	movs	r2, #1
 80006e4:	4013      	ands	r3, r2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ea:	4b09      	ldr	r3, [pc, #36]	; (8000710 <HAL_MspInit+0x44>)
 80006ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006ee:	4b08      	ldr	r3, [pc, #32]	; (8000710 <HAL_MspInit+0x44>)
 80006f0:	2180      	movs	r1, #128	; 0x80
 80006f2:	0549      	lsls	r1, r1, #21
 80006f4:	430a      	orrs	r2, r1
 80006f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80006f8:	4b05      	ldr	r3, [pc, #20]	; (8000710 <HAL_MspInit+0x44>)
 80006fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006fc:	2380      	movs	r3, #128	; 0x80
 80006fe:	055b      	lsls	r3, r3, #21
 8000700:	4013      	ands	r3, r2
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	46bd      	mov	sp, r7
 800070a:	b002      	add	sp, #8
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			; (mov r8, r8)
 8000710:	40021000 	.word	0x40021000

08000714 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b08b      	sub	sp, #44	; 0x2c
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071c:	2414      	movs	r4, #20
 800071e:	193b      	adds	r3, r7, r4
 8000720:	0018      	movs	r0, r3
 8000722:	2314      	movs	r3, #20
 8000724:	001a      	movs	r2, r3
 8000726:	2100      	movs	r1, #0
 8000728:	f001 fd94 	bl	8002254 <memset>
  if(huart->Instance==USART2)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a1b      	ldr	r2, [pc, #108]	; (80007a0 <HAL_UART_MspInit+0x8c>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d130      	bne.n	8000798 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000736:	4b1b      	ldr	r3, [pc, #108]	; (80007a4 <HAL_UART_MspInit+0x90>)
 8000738:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800073a:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <HAL_UART_MspInit+0x90>)
 800073c:	2180      	movs	r1, #128	; 0x80
 800073e:	0289      	lsls	r1, r1, #10
 8000740:	430a      	orrs	r2, r1
 8000742:	63da      	str	r2, [r3, #60]	; 0x3c
 8000744:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <HAL_UART_MspInit+0x90>)
 8000746:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000748:	2380      	movs	r3, #128	; 0x80
 800074a:	029b      	lsls	r3, r3, #10
 800074c:	4013      	ands	r3, r2
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <HAL_UART_MspInit+0x90>)
 8000754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000756:	4b13      	ldr	r3, [pc, #76]	; (80007a4 <HAL_UART_MspInit+0x90>)
 8000758:	2101      	movs	r1, #1
 800075a:	430a      	orrs	r2, r1
 800075c:	635a      	str	r2, [r3, #52]	; 0x34
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <HAL_UART_MspInit+0x90>)
 8000760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000762:	2201      	movs	r2, #1
 8000764:	4013      	ands	r3, r2
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 800076a:	0021      	movs	r1, r4
 800076c:	187b      	adds	r3, r7, r1
 800076e:	220c      	movs	r2, #12
 8000770:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2202      	movs	r2, #2
 8000776:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2201      	movs	r2, #1
 800077c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2200      	movs	r2, #0
 8000782:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2201      	movs	r2, #1
 8000788:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078a:	187a      	adds	r2, r7, r1
 800078c:	23a0      	movs	r3, #160	; 0xa0
 800078e:	05db      	lsls	r3, r3, #23
 8000790:	0011      	movs	r1, r2
 8000792:	0018      	movs	r0, r3
 8000794:	f000 f9c2 	bl	8000b1c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b00b      	add	sp, #44	; 0x2c
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	40004400 	.word	0x40004400
 80007a4:	40021000 	.word	0x40021000

080007a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007ac:	e7fe      	b.n	80007ac <NMI_Handler+0x4>

080007ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007b2:	e7fe      	b.n	80007b2 <HardFault_Handler+0x4>

080007b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}

080007be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007cc:	f000 f8ac 	bl	8000928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80007d6:	b580      	push	{r7, lr}
 80007d8:	af00      	add	r7, sp, #0

	//HAL_GPIO_EXTI_Falling_Callback(GPIO_PIN_1);
	//HAL_Delay(10);
  /* USER CODE END EXTI0_1_IRQn 0 */

  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80007da:	2002      	movs	r0, #2
 80007dc:	f000 fb3a 	bl	8000e54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  //NOT the interrupt part for GPIO pin 1 (I think)

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80007e0:	46c0      	nop			; (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_NRST_Pin);
 80007ea:	2004      	movs	r0, #4
 80007ec:	f000 fb32 	bl	8000e54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}

08000800 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000800:	480d      	ldr	r0, [pc, #52]	; (8000838 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000802:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000804:	f7ff fff7 	bl	80007f6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000808:	480c      	ldr	r0, [pc, #48]	; (800083c <LoopForever+0x6>)
  ldr r1, =_edata
 800080a:	490d      	ldr	r1, [pc, #52]	; (8000840 <LoopForever+0xa>)
  ldr r2, =_sidata
 800080c:	4a0d      	ldr	r2, [pc, #52]	; (8000844 <LoopForever+0xe>)
  movs r3, #0
 800080e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000810:	e002      	b.n	8000818 <LoopCopyDataInit>

08000812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000816:	3304      	adds	r3, #4

08000818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800081a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800081c:	d3f9      	bcc.n	8000812 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800081e:	4a0a      	ldr	r2, [pc, #40]	; (8000848 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000820:	4c0a      	ldr	r4, [pc, #40]	; (800084c <LoopForever+0x16>)
  movs r3, #0
 8000822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000824:	e001      	b.n	800082a <LoopFillZerobss>

08000826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000828:	3204      	adds	r2, #4

0800082a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800082a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800082c:	d3fb      	bcc.n	8000826 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800082e:	f001 fced 	bl	800220c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000832:	f7ff fe09 	bl	8000448 <main>

08000836 <LoopForever>:

LoopForever:
  b LoopForever
 8000836:	e7fe      	b.n	8000836 <LoopForever>
  ldr   r0, =_estack
 8000838:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800083c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000840:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000844:	08002304 	.word	0x08002304
  ldr r2, =_sbss
 8000848:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800084c:	200000c0 	.word	0x200000c0

08000850 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000850:	e7fe      	b.n	8000850 <ADC1_IRQHandler>
	...

08000854 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	2200      	movs	r2, #0
 800085e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000860:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <HAL_Init+0x3c>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <HAL_Init+0x3c>)
 8000866:	2180      	movs	r1, #128	; 0x80
 8000868:	0049      	lsls	r1, r1, #1
 800086a:	430a      	orrs	r2, r1
 800086c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800086e:	2000      	movs	r0, #0
 8000870:	f000 f810 	bl	8000894 <HAL_InitTick>
 8000874:	1e03      	subs	r3, r0, #0
 8000876:	d003      	beq.n	8000880 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000878:	1dfb      	adds	r3, r7, #7
 800087a:	2201      	movs	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]
 800087e:	e001      	b.n	8000884 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000880:	f7ff ff24 	bl	80006cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000884:	1dfb      	adds	r3, r7, #7
 8000886:	781b      	ldrb	r3, [r3, #0]
}
 8000888:	0018      	movs	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	b002      	add	sp, #8
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40022000 	.word	0x40022000

08000894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800089c:	230f      	movs	r3, #15
 800089e:	18fb      	adds	r3, r7, r3
 80008a0:	2200      	movs	r2, #0
 80008a2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80008a4:	4b1d      	ldr	r3, [pc, #116]	; (800091c <HAL_InitTick+0x88>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d02b      	beq.n	8000904 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80008ac:	4b1c      	ldr	r3, [pc, #112]	; (8000920 <HAL_InitTick+0x8c>)
 80008ae:	681c      	ldr	r4, [r3, #0]
 80008b0:	4b1a      	ldr	r3, [pc, #104]	; (800091c <HAL_InitTick+0x88>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	0019      	movs	r1, r3
 80008b6:	23fa      	movs	r3, #250	; 0xfa
 80008b8:	0098      	lsls	r0, r3, #2
 80008ba:	f7ff fc23 	bl	8000104 <__udivsi3>
 80008be:	0003      	movs	r3, r0
 80008c0:	0019      	movs	r1, r3
 80008c2:	0020      	movs	r0, r4
 80008c4:	f7ff fc1e 	bl	8000104 <__udivsi3>
 80008c8:	0003      	movs	r3, r0
 80008ca:	0018      	movs	r0, r3
 80008cc:	f000 f919 	bl	8000b02 <HAL_SYSTICK_Config>
 80008d0:	1e03      	subs	r3, r0, #0
 80008d2:	d112      	bne.n	80008fa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d80a      	bhi.n	80008f0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	2301      	movs	r3, #1
 80008de:	425b      	negs	r3, r3
 80008e0:	2200      	movs	r2, #0
 80008e2:	0018      	movs	r0, r3
 80008e4:	f000 f8e8 	bl	8000ab8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008e8:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <HAL_InitTick+0x90>)
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	e00d      	b.n	800090c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80008f0:	230f      	movs	r3, #15
 80008f2:	18fb      	adds	r3, r7, r3
 80008f4:	2201      	movs	r2, #1
 80008f6:	701a      	strb	r2, [r3, #0]
 80008f8:	e008      	b.n	800090c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008fa:	230f      	movs	r3, #15
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	2201      	movs	r2, #1
 8000900:	701a      	strb	r2, [r3, #0]
 8000902:	e003      	b.n	800090c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000904:	230f      	movs	r3, #15
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	2201      	movs	r2, #1
 800090a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800090c:	230f      	movs	r3, #15
 800090e:	18fb      	adds	r3, r7, r3
 8000910:	781b      	ldrb	r3, [r3, #0]
}
 8000912:	0018      	movs	r0, r3
 8000914:	46bd      	mov	sp, r7
 8000916:	b005      	add	sp, #20
 8000918:	bd90      	pop	{r4, r7, pc}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	20000008 	.word	0x20000008
 8000920:	20000000 	.word	0x20000000
 8000924:	20000004 	.word	0x20000004

08000928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <HAL_IncTick+0x1c>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	001a      	movs	r2, r3
 8000932:	4b05      	ldr	r3, [pc, #20]	; (8000948 <HAL_IncTick+0x20>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	18d2      	adds	r2, r2, r3
 8000938:	4b03      	ldr	r3, [pc, #12]	; (8000948 <HAL_IncTick+0x20>)
 800093a:	601a      	str	r2, [r3, #0]
}
 800093c:	46c0      	nop			; (mov r8, r8)
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	20000008 	.word	0x20000008
 8000948:	200000bc 	.word	0x200000bc

0800094c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  return uwTick;
 8000950:	4b02      	ldr	r3, [pc, #8]	; (800095c <HAL_GetTick+0x10>)
 8000952:	681b      	ldr	r3, [r3, #0]
}
 8000954:	0018      	movs	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	46c0      	nop			; (mov r8, r8)
 800095c:	200000bc 	.word	0x200000bc

08000960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	0002      	movs	r2, r0
 8000968:	1dfb      	adds	r3, r7, #7
 800096a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800096c:	1dfb      	adds	r3, r7, #7
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	2b7f      	cmp	r3, #127	; 0x7f
 8000972:	d809      	bhi.n	8000988 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000974:	1dfb      	adds	r3, r7, #7
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	001a      	movs	r2, r3
 800097a:	231f      	movs	r3, #31
 800097c:	401a      	ands	r2, r3
 800097e:	4b04      	ldr	r3, [pc, #16]	; (8000990 <__NVIC_EnableIRQ+0x30>)
 8000980:	2101      	movs	r1, #1
 8000982:	4091      	lsls	r1, r2
 8000984:	000a      	movs	r2, r1
 8000986:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	b002      	add	sp, #8
 800098e:	bd80      	pop	{r7, pc}
 8000990:	e000e100 	.word	0xe000e100

08000994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	0002      	movs	r2, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b7f      	cmp	r3, #127	; 0x7f
 80009a8:	d828      	bhi.n	80009fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009aa:	4a2f      	ldr	r2, [pc, #188]	; (8000a68 <__NVIC_SetPriority+0xd4>)
 80009ac:	1dfb      	adds	r3, r7, #7
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b25b      	sxtb	r3, r3
 80009b2:	089b      	lsrs	r3, r3, #2
 80009b4:	33c0      	adds	r3, #192	; 0xc0
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	589b      	ldr	r3, [r3, r2]
 80009ba:	1dfa      	adds	r2, r7, #7
 80009bc:	7812      	ldrb	r2, [r2, #0]
 80009be:	0011      	movs	r1, r2
 80009c0:	2203      	movs	r2, #3
 80009c2:	400a      	ands	r2, r1
 80009c4:	00d2      	lsls	r2, r2, #3
 80009c6:	21ff      	movs	r1, #255	; 0xff
 80009c8:	4091      	lsls	r1, r2
 80009ca:	000a      	movs	r2, r1
 80009cc:	43d2      	mvns	r2, r2
 80009ce:	401a      	ands	r2, r3
 80009d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	019b      	lsls	r3, r3, #6
 80009d6:	22ff      	movs	r2, #255	; 0xff
 80009d8:	401a      	ands	r2, r3
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	0018      	movs	r0, r3
 80009e0:	2303      	movs	r3, #3
 80009e2:	4003      	ands	r3, r0
 80009e4:	00db      	lsls	r3, r3, #3
 80009e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009e8:	481f      	ldr	r0, [pc, #124]	; (8000a68 <__NVIC_SetPriority+0xd4>)
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	b25b      	sxtb	r3, r3
 80009f0:	089b      	lsrs	r3, r3, #2
 80009f2:	430a      	orrs	r2, r1
 80009f4:	33c0      	adds	r3, #192	; 0xc0
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009fa:	e031      	b.n	8000a60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009fc:	4a1b      	ldr	r2, [pc, #108]	; (8000a6c <__NVIC_SetPriority+0xd8>)
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	0019      	movs	r1, r3
 8000a04:	230f      	movs	r3, #15
 8000a06:	400b      	ands	r3, r1
 8000a08:	3b08      	subs	r3, #8
 8000a0a:	089b      	lsrs	r3, r3, #2
 8000a0c:	3306      	adds	r3, #6
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	18d3      	adds	r3, r2, r3
 8000a12:	3304      	adds	r3, #4
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	1dfa      	adds	r2, r7, #7
 8000a18:	7812      	ldrb	r2, [r2, #0]
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	2203      	movs	r2, #3
 8000a1e:	400a      	ands	r2, r1
 8000a20:	00d2      	lsls	r2, r2, #3
 8000a22:	21ff      	movs	r1, #255	; 0xff
 8000a24:	4091      	lsls	r1, r2
 8000a26:	000a      	movs	r2, r1
 8000a28:	43d2      	mvns	r2, r2
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	019b      	lsls	r3, r3, #6
 8000a32:	22ff      	movs	r2, #255	; 0xff
 8000a34:	401a      	ands	r2, r3
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	4003      	ands	r3, r0
 8000a40:	00db      	lsls	r3, r3, #3
 8000a42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a44:	4809      	ldr	r0, [pc, #36]	; (8000a6c <__NVIC_SetPriority+0xd8>)
 8000a46:	1dfb      	adds	r3, r7, #7
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	001c      	movs	r4, r3
 8000a4c:	230f      	movs	r3, #15
 8000a4e:	4023      	ands	r3, r4
 8000a50:	3b08      	subs	r3, #8
 8000a52:	089b      	lsrs	r3, r3, #2
 8000a54:	430a      	orrs	r2, r1
 8000a56:	3306      	adds	r3, #6
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	18c3      	adds	r3, r0, r3
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	601a      	str	r2, [r3, #0]
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b003      	add	sp, #12
 8000a66:	bd90      	pop	{r4, r7, pc}
 8000a68:	e000e100 	.word	0xe000e100
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	1e5a      	subs	r2, r3, #1
 8000a7c:	2380      	movs	r3, #128	; 0x80
 8000a7e:	045b      	lsls	r3, r3, #17
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d301      	bcc.n	8000a88 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a84:	2301      	movs	r3, #1
 8000a86:	e010      	b.n	8000aaa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a88:	4b0a      	ldr	r3, [pc, #40]	; (8000ab4 <SysTick_Config+0x44>)
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	3a01      	subs	r2, #1
 8000a8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a90:	2301      	movs	r3, #1
 8000a92:	425b      	negs	r3, r3
 8000a94:	2103      	movs	r1, #3
 8000a96:	0018      	movs	r0, r3
 8000a98:	f7ff ff7c 	bl	8000994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a9c:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <SysTick_Config+0x44>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aa2:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <SysTick_Config+0x44>)
 8000aa4:	2207      	movs	r2, #7
 8000aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	0018      	movs	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b002      	add	sp, #8
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			; (mov r8, r8)
 8000ab4:	e000e010 	.word	0xe000e010

08000ab8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60b9      	str	r1, [r7, #8]
 8000ac0:	607a      	str	r2, [r7, #4]
 8000ac2:	210f      	movs	r1, #15
 8000ac4:	187b      	adds	r3, r7, r1
 8000ac6:	1c02      	adds	r2, r0, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	187b      	adds	r3, r7, r1
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	b25b      	sxtb	r3, r3
 8000ad2:	0011      	movs	r1, r2
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f7ff ff5d 	bl	8000994 <__NVIC_SetPriority>
}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b004      	add	sp, #16
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	0002      	movs	r2, r0
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	b25b      	sxtb	r3, r3
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff ff33 	bl	8000960 <__NVIC_EnableIRQ>
}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b002      	add	sp, #8
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	0018      	movs	r0, r3
 8000b0e:	f7ff ffaf 	bl	8000a70 <SysTick_Config>
 8000b12:	0003      	movs	r3, r0
}
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b002      	add	sp, #8
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b26:	2300      	movs	r3, #0
 8000b28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b2a:	e147      	b.n	8000dbc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2101      	movs	r1, #1
 8000b32:	697a      	ldr	r2, [r7, #20]
 8000b34:	4091      	lsls	r1, r2
 8000b36:	000a      	movs	r2, r1
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d100      	bne.n	8000b44 <HAL_GPIO_Init+0x28>
 8000b42:	e138      	b.n	8000db6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	2203      	movs	r2, #3
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d005      	beq.n	8000b5c <HAL_GPIO_Init+0x40>
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	2203      	movs	r2, #3
 8000b56:	4013      	ands	r3, r2
 8000b58:	2b02      	cmp	r3, #2
 8000b5a:	d130      	bne.n	8000bbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	2203      	movs	r2, #3
 8000b68:	409a      	lsls	r2, r3
 8000b6a:	0013      	movs	r3, r2
 8000b6c:	43da      	mvns	r2, r3
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	4013      	ands	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	68da      	ldr	r2, [r3, #12]
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	409a      	lsls	r2, r3
 8000b7e:	0013      	movs	r3, r2
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	4313      	orrs	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	693a      	ldr	r2, [r7, #16]
 8000b8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b92:	2201      	movs	r2, #1
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	409a      	lsls	r2, r3
 8000b98:	0013      	movs	r3, r2
 8000b9a:	43da      	mvns	r2, r3
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	091b      	lsrs	r3, r3, #4
 8000ba8:	2201      	movs	r2, #1
 8000baa:	401a      	ands	r2, r3
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	409a      	lsls	r2, r3
 8000bb0:	0013      	movs	r3, r2
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	2203      	movs	r2, #3
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	2b03      	cmp	r3, #3
 8000bc8:	d017      	beq.n	8000bfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	68db      	ldr	r3, [r3, #12]
 8000bce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	409a      	lsls	r2, r3
 8000bd8:	0013      	movs	r3, r2
 8000bda:	43da      	mvns	r2, r3
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	4013      	ands	r3, r2
 8000be0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	689a      	ldr	r2, [r3, #8]
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	409a      	lsls	r2, r3
 8000bec:	0013      	movs	r3, r2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	2203      	movs	r2, #3
 8000c00:	4013      	ands	r3, r2
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d123      	bne.n	8000c4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	08da      	lsrs	r2, r3, #3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	3208      	adds	r2, #8
 8000c0e:	0092      	lsls	r2, r2, #2
 8000c10:	58d3      	ldr	r3, [r2, r3]
 8000c12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	2207      	movs	r2, #7
 8000c18:	4013      	ands	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	220f      	movs	r2, #15
 8000c1e:	409a      	lsls	r2, r3
 8000c20:	0013      	movs	r3, r2
 8000c22:	43da      	mvns	r2, r3
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	691a      	ldr	r2, [r3, #16]
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	2107      	movs	r1, #7
 8000c32:	400b      	ands	r3, r1
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	409a      	lsls	r2, r3
 8000c38:	0013      	movs	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	08da      	lsrs	r2, r3, #3
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3208      	adds	r2, #8
 8000c48:	0092      	lsls	r2, r2, #2
 8000c4a:	6939      	ldr	r1, [r7, #16]
 8000c4c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	2203      	movs	r2, #3
 8000c5a:	409a      	lsls	r2, r3
 8000c5c:	0013      	movs	r3, r2
 8000c5e:	43da      	mvns	r2, r3
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	4013      	ands	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	401a      	ands	r2, r3
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	409a      	lsls	r2, r3
 8000c74:	0013      	movs	r3, r2
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685a      	ldr	r2, [r3, #4]
 8000c86:	23c0      	movs	r3, #192	; 0xc0
 8000c88:	029b      	lsls	r3, r3, #10
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	d100      	bne.n	8000c90 <HAL_GPIO_Init+0x174>
 8000c8e:	e092      	b.n	8000db6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000c90:	4a50      	ldr	r2, [pc, #320]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	089b      	lsrs	r3, r3, #2
 8000c96:	3318      	adds	r3, #24
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	589b      	ldr	r3, [r3, r2]
 8000c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	00db      	lsls	r3, r3, #3
 8000ca6:	220f      	movs	r2, #15
 8000ca8:	409a      	lsls	r2, r3
 8000caa:	0013      	movs	r3, r2
 8000cac:	43da      	mvns	r2, r3
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	23a0      	movs	r3, #160	; 0xa0
 8000cb8:	05db      	lsls	r3, r3, #23
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d013      	beq.n	8000ce6 <HAL_GPIO_Init+0x1ca>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a45      	ldr	r2, [pc, #276]	; (8000dd8 <HAL_GPIO_Init+0x2bc>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d00d      	beq.n	8000ce2 <HAL_GPIO_Init+0x1c6>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4a44      	ldr	r2, [pc, #272]	; (8000ddc <HAL_GPIO_Init+0x2c0>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d007      	beq.n	8000cde <HAL_GPIO_Init+0x1c2>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a43      	ldr	r2, [pc, #268]	; (8000de0 <HAL_GPIO_Init+0x2c4>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d101      	bne.n	8000cda <HAL_GPIO_Init+0x1be>
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	e006      	b.n	8000ce8 <HAL_GPIO_Init+0x1cc>
 8000cda:	2305      	movs	r3, #5
 8000cdc:	e004      	b.n	8000ce8 <HAL_GPIO_Init+0x1cc>
 8000cde:	2302      	movs	r3, #2
 8000ce0:	e002      	b.n	8000ce8 <HAL_GPIO_Init+0x1cc>
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e000      	b.n	8000ce8 <HAL_GPIO_Init+0x1cc>
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	2103      	movs	r1, #3
 8000cec:	400a      	ands	r2, r1
 8000cee:	00d2      	lsls	r2, r2, #3
 8000cf0:	4093      	lsls	r3, r2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000cf8:	4936      	ldr	r1, [pc, #216]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	089b      	lsrs	r3, r3, #2
 8000cfe:	3318      	adds	r3, #24
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d06:	4b33      	ldr	r3, [pc, #204]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	035b      	lsls	r3, r3, #13
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d2a:	4b2a      	ldr	r3, [pc, #168]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000d30:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43da      	mvns	r2, r3
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685a      	ldr	r2, [r3, #4]
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	039b      	lsls	r3, r3, #14
 8000d48:	4013      	ands	r3, r2
 8000d4a:	d003      	beq.n	8000d54 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d54:	4b1f      	ldr	r3, [pc, #124]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d5a:	4a1e      	ldr	r2, [pc, #120]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d5c:	2384      	movs	r3, #132	; 0x84
 8000d5e:	58d3      	ldr	r3, [r2, r3]
 8000d60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	43da      	mvns	r2, r3
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	029b      	lsls	r3, r3, #10
 8000d74:	4013      	ands	r3, r2
 8000d76:	d003      	beq.n	8000d80 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000d78:	693a      	ldr	r2, [r7, #16]
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d80:	4914      	ldr	r1, [pc, #80]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d82:	2284      	movs	r2, #132	; 0x84
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000d88:	4a12      	ldr	r2, [pc, #72]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000d8a:	2380      	movs	r3, #128	; 0x80
 8000d8c:	58d3      	ldr	r3, [r2, r3]
 8000d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	43da      	mvns	r2, r3
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	4013      	ands	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685a      	ldr	r2, [r3, #4]
 8000d9e:	2380      	movs	r3, #128	; 0x80
 8000da0:	025b      	lsls	r3, r3, #9
 8000da2:	4013      	ands	r3, r2
 8000da4:	d003      	beq.n	8000dae <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000dae:	4909      	ldr	r1, [pc, #36]	; (8000dd4 <HAL_GPIO_Init+0x2b8>)
 8000db0:	2280      	movs	r2, #128	; 0x80
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	3301      	adds	r3, #1
 8000dba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	40da      	lsrs	r2, r3
 8000dc4:	1e13      	subs	r3, r2, #0
 8000dc6:	d000      	beq.n	8000dca <HAL_GPIO_Init+0x2ae>
 8000dc8:	e6b0      	b.n	8000b2c <HAL_GPIO_Init+0x10>
  }
}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b006      	add	sp, #24
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40021800 	.word	0x40021800
 8000dd8:	50000400 	.word	0x50000400
 8000ddc:	50000800 	.word	0x50000800
 8000de0:	50000c00 	.word	0x50000c00

08000de4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	0008      	movs	r0, r1
 8000dee:	0011      	movs	r1, r2
 8000df0:	1cbb      	adds	r3, r7, #2
 8000df2:	1c02      	adds	r2, r0, #0
 8000df4:	801a      	strh	r2, [r3, #0]
 8000df6:	1c7b      	adds	r3, r7, #1
 8000df8:	1c0a      	adds	r2, r1, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000dfc:	1c7b      	adds	r3, r7, #1
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d004      	beq.n	8000e0e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e04:	1cbb      	adds	r3, r7, #2
 8000e06:	881a      	ldrh	r2, [r3, #0]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e0c:	e003      	b.n	8000e16 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e0e:	1cbb      	adds	r3, r7, #2
 8000e10:	881a      	ldrh	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b002      	add	sp, #8
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b084      	sub	sp, #16
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	000a      	movs	r2, r1
 8000e28:	1cbb      	adds	r3, r7, #2
 8000e2a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	695b      	ldr	r3, [r3, #20]
 8000e30:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e32:	1cbb      	adds	r3, r7, #2
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	041a      	lsls	r2, r3, #16
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	1cb9      	adds	r1, r7, #2
 8000e42:	8809      	ldrh	r1, [r1, #0]
 8000e44:	400b      	ands	r3, r1
 8000e46:	431a      	orrs	r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	619a      	str	r2, [r3, #24]
}
 8000e4c:	46c0      	nop			; (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b004      	add	sp, #16
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	0002      	movs	r2, r0
 8000e5c:	1dbb      	adds	r3, r7, #6
 8000e5e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8000e60:	4b10      	ldr	r3, [pc, #64]	; (8000ea4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	1dba      	adds	r2, r7, #6
 8000e66:	8812      	ldrh	r2, [r2, #0]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	d008      	beq.n	8000e7e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8000e6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ea4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e6e:	1dba      	adds	r2, r7, #6
 8000e70:	8812      	ldrh	r2, [r2, #0]
 8000e72:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8000e74:	1dbb      	adds	r3, r7, #6
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 f815 	bl	8000ea8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8000e7e:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e80:	691b      	ldr	r3, [r3, #16]
 8000e82:	1dba      	adds	r2, r7, #6
 8000e84:	8812      	ldrh	r2, [r2, #0]
 8000e86:	4013      	ands	r3, r2
 8000e88:	d008      	beq.n	8000e9c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8000e8a:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8000e8c:	1dba      	adds	r2, r7, #6
 8000e8e:	8812      	ldrh	r2, [r2, #0]
 8000e90:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8000e92:	1dbb      	adds	r3, r7, #6
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	0018      	movs	r0, r3
 8000e98:	f7ff fbfc 	bl	8000694 <HAL_GPIO_EXTI_Falling_Callback>

  }
}
 8000e9c:	46c0      	nop			; (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021800 	.word	0x40021800

08000ea8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	0002      	movs	r2, r0
 8000eb0:	1dbb      	adds	r3, r7, #6
 8000eb2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8000eb4:	46c0      	nop			; (mov r8, r8)
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	b002      	add	sp, #8
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000ec4:	4b19      	ldr	r3, [pc, #100]	; (8000f2c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a19      	ldr	r2, [pc, #100]	; (8000f30 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000eca:	4013      	ands	r3, r2
 8000ecc:	0019      	movs	r1, r3
 8000ece:	4b17      	ldr	r3, [pc, #92]	; (8000f2c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	2380      	movs	r3, #128	; 0x80
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d11f      	bne.n	8000f20 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000ee0:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	0013      	movs	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	189b      	adds	r3, r3, r2
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	4912      	ldr	r1, [pc, #72]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f7ff f908 	bl	8000104 <__udivsi3>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000efa:	e008      	b.n	8000f0e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d003      	beq.n	8000f0a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	3b01      	subs	r3, #1
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	e001      	b.n	8000f0e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e009      	b.n	8000f22 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f0e:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000f10:	695a      	ldr	r2, [r3, #20]
 8000f12:	2380      	movs	r3, #128	; 0x80
 8000f14:	00db      	lsls	r3, r3, #3
 8000f16:	401a      	ands	r2, r3
 8000f18:	2380      	movs	r3, #128	; 0x80
 8000f1a:	00db      	lsls	r3, r3, #3
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d0ed      	beq.n	8000efc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	0018      	movs	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b004      	add	sp, #16
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	40007000 	.word	0x40007000
 8000f30:	fffff9ff 	.word	0xfffff9ff
 8000f34:	20000000 	.word	0x20000000
 8000f38:	000f4240 	.word	0x000f4240

08000f3c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000f40:	4b03      	ldr	r3, [pc, #12]	; (8000f50 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	23e0      	movs	r3, #224	; 0xe0
 8000f46:	01db      	lsls	r3, r3, #7
 8000f48:	4013      	ands	r3, r2
}
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40021000 	.word	0x40021000

08000f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e2fe      	b.n	8001564 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	d100      	bne.n	8000f72 <HAL_RCC_OscConfig+0x1e>
 8000f70:	e07c      	b.n	800106c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f72:	4bc3      	ldr	r3, [pc, #780]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	2238      	movs	r2, #56	; 0x38
 8000f78:	4013      	ands	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f7c:	4bc0      	ldr	r3, [pc, #768]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	2203      	movs	r2, #3
 8000f82:	4013      	ands	r3, r2
 8000f84:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	2b10      	cmp	r3, #16
 8000f8a:	d102      	bne.n	8000f92 <HAL_RCC_OscConfig+0x3e>
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	2b03      	cmp	r3, #3
 8000f90:	d002      	beq.n	8000f98 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	2b08      	cmp	r3, #8
 8000f96:	d10b      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f98:	4bb9      	ldr	r3, [pc, #740]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	2380      	movs	r3, #128	; 0x80
 8000f9e:	029b      	lsls	r3, r3, #10
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	d062      	beq.n	800106a <HAL_RCC_OscConfig+0x116>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d15e      	bne.n	800106a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e2d9      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	025b      	lsls	r3, r3, #9
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d107      	bne.n	8000fcc <HAL_RCC_OscConfig+0x78>
 8000fbc:	4bb0      	ldr	r3, [pc, #704]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4baf      	ldr	r3, [pc, #700]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fc2:	2180      	movs	r1, #128	; 0x80
 8000fc4:	0249      	lsls	r1, r1, #9
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	e020      	b.n	800100e <HAL_RCC_OscConfig+0xba>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	23a0      	movs	r3, #160	; 0xa0
 8000fd2:	02db      	lsls	r3, r3, #11
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d10e      	bne.n	8000ff6 <HAL_RCC_OscConfig+0xa2>
 8000fd8:	4ba9      	ldr	r3, [pc, #676]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4ba8      	ldr	r3, [pc, #672]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fde:	2180      	movs	r1, #128	; 0x80
 8000fe0:	02c9      	lsls	r1, r1, #11
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	4ba6      	ldr	r3, [pc, #664]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	4ba5      	ldr	r3, [pc, #660]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000fec:	2180      	movs	r1, #128	; 0x80
 8000fee:	0249      	lsls	r1, r1, #9
 8000ff0:	430a      	orrs	r2, r1
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	e00b      	b.n	800100e <HAL_RCC_OscConfig+0xba>
 8000ff6:	4ba2      	ldr	r3, [pc, #648]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4ba1      	ldr	r3, [pc, #644]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8000ffc:	49a1      	ldr	r1, [pc, #644]	; (8001284 <HAL_RCC_OscConfig+0x330>)
 8000ffe:	400a      	ands	r2, r1
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	4b9f      	ldr	r3, [pc, #636]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	4b9e      	ldr	r3, [pc, #632]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001008:	499f      	ldr	r1, [pc, #636]	; (8001288 <HAL_RCC_OscConfig+0x334>)
 800100a:	400a      	ands	r2, r1
 800100c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d014      	beq.n	8001040 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001016:	f7ff fc99 	bl	800094c <HAL_GetTick>
 800101a:	0003      	movs	r3, r0
 800101c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001020:	f7ff fc94 	bl	800094c <HAL_GetTick>
 8001024:	0002      	movs	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b64      	cmp	r3, #100	; 0x64
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e298      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001032:	4b93      	ldr	r3, [pc, #588]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	029b      	lsls	r3, r3, #10
 800103a:	4013      	ands	r3, r2
 800103c:	d0f0      	beq.n	8001020 <HAL_RCC_OscConfig+0xcc>
 800103e:	e015      	b.n	800106c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001040:	f7ff fc84 	bl	800094c <HAL_GetTick>
 8001044:	0003      	movs	r3, r0
 8001046:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001048:	e008      	b.n	800105c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800104a:	f7ff fc7f 	bl	800094c <HAL_GetTick>
 800104e:	0002      	movs	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	2b64      	cmp	r3, #100	; 0x64
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e283      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800105c:	4b88      	ldr	r3, [pc, #544]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	2380      	movs	r3, #128	; 0x80
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	4013      	ands	r3, r2
 8001066:	d1f0      	bne.n	800104a <HAL_RCC_OscConfig+0xf6>
 8001068:	e000      	b.n	800106c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800106a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2202      	movs	r2, #2
 8001072:	4013      	ands	r3, r2
 8001074:	d100      	bne.n	8001078 <HAL_RCC_OscConfig+0x124>
 8001076:	e099      	b.n	80011ac <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001078:	4b81      	ldr	r3, [pc, #516]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	2238      	movs	r2, #56	; 0x38
 800107e:	4013      	ands	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001082:	4b7f      	ldr	r3, [pc, #508]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	2203      	movs	r2, #3
 8001088:	4013      	ands	r3, r2
 800108a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	2b10      	cmp	r3, #16
 8001090:	d102      	bne.n	8001098 <HAL_RCC_OscConfig+0x144>
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	2b02      	cmp	r3, #2
 8001096:	d002      	beq.n	800109e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d135      	bne.n	800110a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800109e:	4b78      	ldr	r3, [pc, #480]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	2380      	movs	r3, #128	; 0x80
 80010a4:	00db      	lsls	r3, r3, #3
 80010a6:	4013      	ands	r3, r2
 80010a8:	d005      	beq.n	80010b6 <HAL_RCC_OscConfig+0x162>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e256      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b6:	4b72      	ldr	r3, [pc, #456]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	4a74      	ldr	r2, [pc, #464]	; (800128c <HAL_RCC_OscConfig+0x338>)
 80010bc:	4013      	ands	r3, r2
 80010be:	0019      	movs	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	021a      	lsls	r2, r3, #8
 80010c6:	4b6e      	ldr	r3, [pc, #440]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80010c8:	430a      	orrs	r2, r1
 80010ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d112      	bne.n	80010f8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80010d2:	4b6b      	ldr	r3, [pc, #428]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a6e      	ldr	r2, [pc, #440]	; (8001290 <HAL_RCC_OscConfig+0x33c>)
 80010d8:	4013      	ands	r3, r2
 80010da:	0019      	movs	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	691a      	ldr	r2, [r3, #16]
 80010e0:	4b67      	ldr	r3, [pc, #412]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80010e2:	430a      	orrs	r2, r1
 80010e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80010e6:	4b66      	ldr	r3, [pc, #408]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	0adb      	lsrs	r3, r3, #11
 80010ec:	2207      	movs	r2, #7
 80010ee:	4013      	ands	r3, r2
 80010f0:	4a68      	ldr	r2, [pc, #416]	; (8001294 <HAL_RCC_OscConfig+0x340>)
 80010f2:	40da      	lsrs	r2, r3
 80010f4:	4b68      	ldr	r3, [pc, #416]	; (8001298 <HAL_RCC_OscConfig+0x344>)
 80010f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80010f8:	4b68      	ldr	r3, [pc, #416]	; (800129c <HAL_RCC_OscConfig+0x348>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	0018      	movs	r0, r3
 80010fe:	f7ff fbc9 	bl	8000894 <HAL_InitTick>
 8001102:	1e03      	subs	r3, r0, #0
 8001104:	d051      	beq.n	80011aa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e22c      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d030      	beq.n	8001174 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001112:	4b5b      	ldr	r3, [pc, #364]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a5e      	ldr	r2, [pc, #376]	; (8001290 <HAL_RCC_OscConfig+0x33c>)
 8001118:	4013      	ands	r3, r2
 800111a:	0019      	movs	r1, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	691a      	ldr	r2, [r3, #16]
 8001120:	4b57      	ldr	r3, [pc, #348]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001122:	430a      	orrs	r2, r1
 8001124:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001126:	4b56      	ldr	r3, [pc, #344]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	4b55      	ldr	r3, [pc, #340]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800112c:	2180      	movs	r1, #128	; 0x80
 800112e:	0049      	lsls	r1, r1, #1
 8001130:	430a      	orrs	r2, r1
 8001132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001134:	f7ff fc0a 	bl	800094c <HAL_GetTick>
 8001138:	0003      	movs	r3, r0
 800113a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff fc05 	bl	800094c <HAL_GetTick>
 8001142:	0002      	movs	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e209      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001150:	4b4b      	ldr	r3, [pc, #300]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	00db      	lsls	r3, r3, #3
 8001158:	4013      	ands	r3, r2
 800115a:	d0f0      	beq.n	800113e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115c:	4b48      	ldr	r3, [pc, #288]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	4a4a      	ldr	r2, [pc, #296]	; (800128c <HAL_RCC_OscConfig+0x338>)
 8001162:	4013      	ands	r3, r2
 8001164:	0019      	movs	r1, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	021a      	lsls	r2, r3, #8
 800116c:	4b44      	ldr	r3, [pc, #272]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800116e:	430a      	orrs	r2, r1
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	e01b      	b.n	80011ac <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001174:	4b42      	ldr	r3, [pc, #264]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b41      	ldr	r3, [pc, #260]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800117a:	4949      	ldr	r1, [pc, #292]	; (80012a0 <HAL_RCC_OscConfig+0x34c>)
 800117c:	400a      	ands	r2, r1
 800117e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001180:	f7ff fbe4 	bl	800094c <HAL_GetTick>
 8001184:	0003      	movs	r3, r0
 8001186:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800118a:	f7ff fbdf 	bl	800094c <HAL_GetTick>
 800118e:	0002      	movs	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e1e3      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800119c:	4b38      	ldr	r3, [pc, #224]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	00db      	lsls	r3, r3, #3
 80011a4:	4013      	ands	r3, r2
 80011a6:	d1f0      	bne.n	800118a <HAL_RCC_OscConfig+0x236>
 80011a8:	e000      	b.n	80011ac <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011aa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2208      	movs	r2, #8
 80011b2:	4013      	ands	r3, r2
 80011b4:	d047      	beq.n	8001246 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80011b6:	4b32      	ldr	r3, [pc, #200]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2238      	movs	r2, #56	; 0x38
 80011bc:	4013      	ands	r3, r2
 80011be:	2b18      	cmp	r3, #24
 80011c0:	d10a      	bne.n	80011d8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80011c2:	4b2f      	ldr	r3, [pc, #188]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80011c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c6:	2202      	movs	r2, #2
 80011c8:	4013      	ands	r3, r2
 80011ca:	d03c      	beq.n	8001246 <HAL_RCC_OscConfig+0x2f2>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d138      	bne.n	8001246 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e1c5      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d019      	beq.n	8001214 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80011e0:	4b27      	ldr	r3, [pc, #156]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80011e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011e4:	4b26      	ldr	r3, [pc, #152]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 80011e6:	2101      	movs	r1, #1
 80011e8:	430a      	orrs	r2, r1
 80011ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ec:	f7ff fbae 	bl	800094c <HAL_GetTick>
 80011f0:	0003      	movs	r3, r0
 80011f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011f4:	e008      	b.n	8001208 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011f6:	f7ff fba9 	bl	800094c <HAL_GetTick>
 80011fa:	0002      	movs	r2, r0
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	2b02      	cmp	r3, #2
 8001202:	d901      	bls.n	8001208 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e1ad      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001208:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800120a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800120c:	2202      	movs	r2, #2
 800120e:	4013      	ands	r3, r2
 8001210:	d0f1      	beq.n	80011f6 <HAL_RCC_OscConfig+0x2a2>
 8001212:	e018      	b.n	8001246 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001214:	4b1a      	ldr	r3, [pc, #104]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001216:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800121a:	2101      	movs	r1, #1
 800121c:	438a      	bics	r2, r1
 800121e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001220:	f7ff fb94 	bl	800094c <HAL_GetTick>
 8001224:	0003      	movs	r3, r0
 8001226:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001228:	e008      	b.n	800123c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800122a:	f7ff fb8f 	bl	800094c <HAL_GetTick>
 800122e:	0002      	movs	r2, r0
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	1ad3      	subs	r3, r2, r3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d901      	bls.n	800123c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e193      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800123e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001240:	2202      	movs	r2, #2
 8001242:	4013      	ands	r3, r2
 8001244:	d1f1      	bne.n	800122a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2204      	movs	r2, #4
 800124c:	4013      	ands	r3, r2
 800124e:	d100      	bne.n	8001252 <HAL_RCC_OscConfig+0x2fe>
 8001250:	e0c6      	b.n	80013e0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001252:	231f      	movs	r3, #31
 8001254:	18fb      	adds	r3, r7, r3
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800125a:	4b09      	ldr	r3, [pc, #36]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2238      	movs	r2, #56	; 0x38
 8001260:	4013      	ands	r3, r2
 8001262:	2b20      	cmp	r3, #32
 8001264:	d11e      	bne.n	80012a4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <HAL_RCC_OscConfig+0x32c>)
 8001268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800126a:	2202      	movs	r2, #2
 800126c:	4013      	ands	r3, r2
 800126e:	d100      	bne.n	8001272 <HAL_RCC_OscConfig+0x31e>
 8001270:	e0b6      	b.n	80013e0 <HAL_RCC_OscConfig+0x48c>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d000      	beq.n	800127c <HAL_RCC_OscConfig+0x328>
 800127a:	e0b1      	b.n	80013e0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e171      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
 8001280:	40021000 	.word	0x40021000
 8001284:	fffeffff 	.word	0xfffeffff
 8001288:	fffbffff 	.word	0xfffbffff
 800128c:	ffff80ff 	.word	0xffff80ff
 8001290:	ffffc7ff 	.word	0xffffc7ff
 8001294:	00f42400 	.word	0x00f42400
 8001298:	20000000 	.word	0x20000000
 800129c:	20000004 	.word	0x20000004
 80012a0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012a4:	4bb1      	ldr	r3, [pc, #708]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80012a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012a8:	2380      	movs	r3, #128	; 0x80
 80012aa:	055b      	lsls	r3, r3, #21
 80012ac:	4013      	ands	r3, r2
 80012ae:	d101      	bne.n	80012b4 <HAL_RCC_OscConfig+0x360>
 80012b0:	2301      	movs	r3, #1
 80012b2:	e000      	b.n	80012b6 <HAL_RCC_OscConfig+0x362>
 80012b4:	2300      	movs	r3, #0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d011      	beq.n	80012de <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	4bac      	ldr	r3, [pc, #688]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80012bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012be:	4bab      	ldr	r3, [pc, #684]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80012c0:	2180      	movs	r1, #128	; 0x80
 80012c2:	0549      	lsls	r1, r1, #21
 80012c4:	430a      	orrs	r2, r1
 80012c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80012c8:	4ba8      	ldr	r3, [pc, #672]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80012ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012cc:	2380      	movs	r3, #128	; 0x80
 80012ce:	055b      	lsls	r3, r3, #21
 80012d0:	4013      	ands	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80012d6:	231f      	movs	r3, #31
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	2201      	movs	r2, #1
 80012dc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012de:	4ba4      	ldr	r3, [pc, #656]	; (8001570 <HAL_RCC_OscConfig+0x61c>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	2380      	movs	r3, #128	; 0x80
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	4013      	ands	r3, r2
 80012e8:	d11a      	bne.n	8001320 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012ea:	4ba1      	ldr	r3, [pc, #644]	; (8001570 <HAL_RCC_OscConfig+0x61c>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4ba0      	ldr	r3, [pc, #640]	; (8001570 <HAL_RCC_OscConfig+0x61c>)
 80012f0:	2180      	movs	r1, #128	; 0x80
 80012f2:	0049      	lsls	r1, r1, #1
 80012f4:	430a      	orrs	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80012f8:	f7ff fb28 	bl	800094c <HAL_GetTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001300:	e008      	b.n	8001314 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001302:	f7ff fb23 	bl	800094c <HAL_GetTick>
 8001306:	0002      	movs	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d901      	bls.n	8001314 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e127      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001314:	4b96      	ldr	r3, [pc, #600]	; (8001570 <HAL_RCC_OscConfig+0x61c>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	2380      	movs	r3, #128	; 0x80
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	4013      	ands	r3, r2
 800131e:	d0f0      	beq.n	8001302 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d106      	bne.n	8001336 <HAL_RCC_OscConfig+0x3e2>
 8001328:	4b90      	ldr	r3, [pc, #576]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800132a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800132c:	4b8f      	ldr	r3, [pc, #572]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800132e:	2101      	movs	r1, #1
 8001330:	430a      	orrs	r2, r1
 8001332:	65da      	str	r2, [r3, #92]	; 0x5c
 8001334:	e01c      	b.n	8001370 <HAL_RCC_OscConfig+0x41c>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	2b05      	cmp	r3, #5
 800133c:	d10c      	bne.n	8001358 <HAL_RCC_OscConfig+0x404>
 800133e:	4b8b      	ldr	r3, [pc, #556]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001340:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001342:	4b8a      	ldr	r3, [pc, #552]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001344:	2104      	movs	r1, #4
 8001346:	430a      	orrs	r2, r1
 8001348:	65da      	str	r2, [r3, #92]	; 0x5c
 800134a:	4b88      	ldr	r3, [pc, #544]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800134c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800134e:	4b87      	ldr	r3, [pc, #540]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001350:	2101      	movs	r1, #1
 8001352:	430a      	orrs	r2, r1
 8001354:	65da      	str	r2, [r3, #92]	; 0x5c
 8001356:	e00b      	b.n	8001370 <HAL_RCC_OscConfig+0x41c>
 8001358:	4b84      	ldr	r3, [pc, #528]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800135a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800135c:	4b83      	ldr	r3, [pc, #524]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800135e:	2101      	movs	r1, #1
 8001360:	438a      	bics	r2, r1
 8001362:	65da      	str	r2, [r3, #92]	; 0x5c
 8001364:	4b81      	ldr	r3, [pc, #516]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001366:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001368:	4b80      	ldr	r3, [pc, #512]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800136a:	2104      	movs	r1, #4
 800136c:	438a      	bics	r2, r1
 800136e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d014      	beq.n	80013a2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001378:	f7ff fae8 	bl	800094c <HAL_GetTick>
 800137c:	0003      	movs	r3, r0
 800137e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001380:	e009      	b.n	8001396 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001382:	f7ff fae3 	bl	800094c <HAL_GetTick>
 8001386:	0002      	movs	r2, r0
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	4a79      	ldr	r2, [pc, #484]	; (8001574 <HAL_RCC_OscConfig+0x620>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e0e6      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001396:	4b75      	ldr	r3, [pc, #468]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800139a:	2202      	movs	r2, #2
 800139c:	4013      	ands	r3, r2
 800139e:	d0f0      	beq.n	8001382 <HAL_RCC_OscConfig+0x42e>
 80013a0:	e013      	b.n	80013ca <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a2:	f7ff fad3 	bl	800094c <HAL_GetTick>
 80013a6:	0003      	movs	r3, r0
 80013a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013aa:	e009      	b.n	80013c0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ac:	f7ff face 	bl	800094c <HAL_GetTick>
 80013b0:	0002      	movs	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	4a6f      	ldr	r2, [pc, #444]	; (8001574 <HAL_RCC_OscConfig+0x620>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e0d1      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013c0:	4b6a      	ldr	r3, [pc, #424]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80013c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013c4:	2202      	movs	r2, #2
 80013c6:	4013      	ands	r3, r2
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80013ca:	231f      	movs	r3, #31
 80013cc:	18fb      	adds	r3, r7, r3
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d105      	bne.n	80013e0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80013d4:	4b65      	ldr	r3, [pc, #404]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80013d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013d8:	4b64      	ldr	r3, [pc, #400]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80013da:	4967      	ldr	r1, [pc, #412]	; (8001578 <HAL_RCC_OscConfig+0x624>)
 80013dc:	400a      	ands	r2, r1
 80013de:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d100      	bne.n	80013ea <HAL_RCC_OscConfig+0x496>
 80013e8:	e0bb      	b.n	8001562 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013ea:	4b60      	ldr	r3, [pc, #384]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2238      	movs	r2, #56	; 0x38
 80013f0:	4013      	ands	r3, r2
 80013f2:	2b10      	cmp	r3, #16
 80013f4:	d100      	bne.n	80013f8 <HAL_RCC_OscConfig+0x4a4>
 80013f6:	e07b      	b.n	80014f0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d156      	bne.n	80014ae <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001400:	4b5a      	ldr	r3, [pc, #360]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4b59      	ldr	r3, [pc, #356]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001406:	495d      	ldr	r1, [pc, #372]	; (800157c <HAL_RCC_OscConfig+0x628>)
 8001408:	400a      	ands	r2, r1
 800140a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140c:	f7ff fa9e 	bl	800094c <HAL_GetTick>
 8001410:	0003      	movs	r3, r0
 8001412:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001414:	e008      	b.n	8001428 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001416:	f7ff fa99 	bl	800094c <HAL_GetTick>
 800141a:	0002      	movs	r2, r0
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b02      	cmp	r3, #2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e09d      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001428:	4b50      	ldr	r3, [pc, #320]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	049b      	lsls	r3, r3, #18
 8001430:	4013      	ands	r3, r2
 8001432:	d1f0      	bne.n	8001416 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001434:	4b4d      	ldr	r3, [pc, #308]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	4a51      	ldr	r2, [pc, #324]	; (8001580 <HAL_RCC_OscConfig+0x62c>)
 800143a:	4013      	ands	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a1a      	ldr	r2, [r3, #32]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001446:	431a      	orrs	r2, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	431a      	orrs	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001454:	431a      	orrs	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001460:	431a      	orrs	r2, r3
 8001462:	4b42      	ldr	r3, [pc, #264]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001464:	430a      	orrs	r2, r1
 8001466:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001468:	4b40      	ldr	r3, [pc, #256]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	4b3f      	ldr	r3, [pc, #252]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800146e:	2180      	movs	r1, #128	; 0x80
 8001470:	0449      	lsls	r1, r1, #17
 8001472:	430a      	orrs	r2, r1
 8001474:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001476:	4b3d      	ldr	r3, [pc, #244]	; (800156c <HAL_RCC_OscConfig+0x618>)
 8001478:	68da      	ldr	r2, [r3, #12]
 800147a:	4b3c      	ldr	r3, [pc, #240]	; (800156c <HAL_RCC_OscConfig+0x618>)
 800147c:	2180      	movs	r1, #128	; 0x80
 800147e:	0549      	lsls	r1, r1, #21
 8001480:	430a      	orrs	r2, r1
 8001482:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001484:	f7ff fa62 	bl	800094c <HAL_GetTick>
 8001488:	0003      	movs	r3, r0
 800148a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800148c:	e008      	b.n	80014a0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800148e:	f7ff fa5d 	bl	800094c <HAL_GetTick>
 8001492:	0002      	movs	r2, r0
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d901      	bls.n	80014a0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800149c:	2303      	movs	r3, #3
 800149e:	e061      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a0:	4b32      	ldr	r3, [pc, #200]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	2380      	movs	r3, #128	; 0x80
 80014a6:	049b      	lsls	r3, r3, #18
 80014a8:	4013      	ands	r3, r2
 80014aa:	d0f0      	beq.n	800148e <HAL_RCC_OscConfig+0x53a>
 80014ac:	e059      	b.n	8001562 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014ae:	4b2f      	ldr	r3, [pc, #188]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	4b2e      	ldr	r3, [pc, #184]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014b4:	4931      	ldr	r1, [pc, #196]	; (800157c <HAL_RCC_OscConfig+0x628>)
 80014b6:	400a      	ands	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ba:	f7ff fa47 	bl	800094c <HAL_GetTick>
 80014be:	0003      	movs	r3, r0
 80014c0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014c4:	f7ff fa42 	bl	800094c <HAL_GetTick>
 80014c8:	0002      	movs	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e046      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014d6:	4b25      	ldr	r3, [pc, #148]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	049b      	lsls	r3, r3, #18
 80014de:	4013      	ands	r3, r2
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80014e2:	4b22      	ldr	r3, [pc, #136]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014e4:	68da      	ldr	r2, [r3, #12]
 80014e6:	4b21      	ldr	r3, [pc, #132]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014e8:	4926      	ldr	r1, [pc, #152]	; (8001584 <HAL_RCC_OscConfig+0x630>)
 80014ea:	400a      	ands	r2, r1
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	e038      	b.n	8001562 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d101      	bne.n	80014fc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e033      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	; (800156c <HAL_RCC_OscConfig+0x618>)
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	2203      	movs	r2, #3
 8001506:	401a      	ands	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6a1b      	ldr	r3, [r3, #32]
 800150c:	429a      	cmp	r2, r3
 800150e:	d126      	bne.n	800155e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2270      	movs	r2, #112	; 0x70
 8001514:	401a      	ands	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151a:	429a      	cmp	r2, r3
 800151c:	d11f      	bne.n	800155e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	23fe      	movs	r3, #254	; 0xfe
 8001522:	01db      	lsls	r3, r3, #7
 8001524:	401a      	ands	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800152a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800152c:	429a      	cmp	r2, r3
 800152e:	d116      	bne.n	800155e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001530:	697a      	ldr	r2, [r7, #20]
 8001532:	23f8      	movs	r3, #248	; 0xf8
 8001534:	039b      	lsls	r3, r3, #14
 8001536:	401a      	ands	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800153c:	429a      	cmp	r2, r3
 800153e:	d10e      	bne.n	800155e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	23e0      	movs	r3, #224	; 0xe0
 8001544:	051b      	lsls	r3, r3, #20
 8001546:	401a      	ands	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800154c:	429a      	cmp	r2, r3
 800154e:	d106      	bne.n	800155e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	0f5b      	lsrs	r3, r3, #29
 8001554:	075a      	lsls	r2, r3, #29
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800155a:	429a      	cmp	r2, r3
 800155c:	d001      	beq.n	8001562 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e000      	b.n	8001564 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001562:	2300      	movs	r3, #0
}
 8001564:	0018      	movs	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	b008      	add	sp, #32
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40021000 	.word	0x40021000
 8001570:	40007000 	.word	0x40007000
 8001574:	00001388 	.word	0x00001388
 8001578:	efffffff 	.word	0xefffffff
 800157c:	feffffff 	.word	0xfeffffff
 8001580:	11c1808c 	.word	0x11c1808c
 8001584:	eefefffc 	.word	0xeefefffc

08001588 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d101      	bne.n	800159c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e0e9      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800159c:	4b76      	ldr	r3, [pc, #472]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2207      	movs	r2, #7
 80015a2:	4013      	ands	r3, r2
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d91e      	bls.n	80015e8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015aa:	4b73      	ldr	r3, [pc, #460]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2207      	movs	r2, #7
 80015b0:	4393      	bics	r3, r2
 80015b2:	0019      	movs	r1, r3
 80015b4:	4b70      	ldr	r3, [pc, #448]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	430a      	orrs	r2, r1
 80015ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015bc:	f7ff f9c6 	bl	800094c <HAL_GetTick>
 80015c0:	0003      	movs	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015c4:	e009      	b.n	80015da <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015c6:	f7ff f9c1 	bl	800094c <HAL_GetTick>
 80015ca:	0002      	movs	r2, r0
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	4a6a      	ldr	r2, [pc, #424]	; (800177c <HAL_RCC_ClockConfig+0x1f4>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e0ca      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015da:	4b67      	ldr	r3, [pc, #412]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2207      	movs	r2, #7
 80015e0:	4013      	ands	r3, r2
 80015e2:	683a      	ldr	r2, [r7, #0]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d1ee      	bne.n	80015c6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2202      	movs	r2, #2
 80015ee:	4013      	ands	r3, r2
 80015f0:	d015      	beq.n	800161e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2204      	movs	r2, #4
 80015f8:	4013      	ands	r3, r2
 80015fa:	d006      	beq.n	800160a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015fc:	4b60      	ldr	r3, [pc, #384]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 80015fe:	689a      	ldr	r2, [r3, #8]
 8001600:	4b5f      	ldr	r3, [pc, #380]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 8001602:	21e0      	movs	r1, #224	; 0xe0
 8001604:	01c9      	lsls	r1, r1, #7
 8001606:	430a      	orrs	r2, r1
 8001608:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800160a:	4b5d      	ldr	r3, [pc, #372]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	4a5d      	ldr	r2, [pc, #372]	; (8001784 <HAL_RCC_ClockConfig+0x1fc>)
 8001610:	4013      	ands	r3, r2
 8001612:	0019      	movs	r1, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689a      	ldr	r2, [r3, #8]
 8001618:	4b59      	ldr	r3, [pc, #356]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 800161a:	430a      	orrs	r2, r1
 800161c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2201      	movs	r2, #1
 8001624:	4013      	ands	r3, r2
 8001626:	d057      	beq.n	80016d8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d107      	bne.n	8001640 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001630:	4b53      	ldr	r3, [pc, #332]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	029b      	lsls	r3, r3, #10
 8001638:	4013      	ands	r3, r2
 800163a:	d12b      	bne.n	8001694 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e097      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2b02      	cmp	r3, #2
 8001646:	d107      	bne.n	8001658 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001648:	4b4d      	ldr	r3, [pc, #308]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	049b      	lsls	r3, r3, #18
 8001650:	4013      	ands	r3, r2
 8001652:	d11f      	bne.n	8001694 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e08b      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d107      	bne.n	8001670 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001660:	4b47      	ldr	r3, [pc, #284]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	00db      	lsls	r3, r3, #3
 8001668:	4013      	ands	r3, r2
 800166a:	d113      	bne.n	8001694 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e07f      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b03      	cmp	r3, #3
 8001676:	d106      	bne.n	8001686 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001678:	4b41      	ldr	r3, [pc, #260]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 800167a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800167c:	2202      	movs	r2, #2
 800167e:	4013      	ands	r3, r2
 8001680:	d108      	bne.n	8001694 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e074      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001686:	4b3e      	ldr	r3, [pc, #248]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 8001688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800168a:	2202      	movs	r2, #2
 800168c:	4013      	ands	r3, r2
 800168e:	d101      	bne.n	8001694 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e06d      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001694:	4b3a      	ldr	r3, [pc, #232]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	2207      	movs	r2, #7
 800169a:	4393      	bics	r3, r2
 800169c:	0019      	movs	r1, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	4b37      	ldr	r3, [pc, #220]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 80016a4:	430a      	orrs	r2, r1
 80016a6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016a8:	f7ff f950 	bl	800094c <HAL_GetTick>
 80016ac:	0003      	movs	r3, r0
 80016ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016b0:	e009      	b.n	80016c6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016b2:	f7ff f94b 	bl	800094c <HAL_GetTick>
 80016b6:	0002      	movs	r2, r0
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	4a2f      	ldr	r2, [pc, #188]	; (800177c <HAL_RCC_ClockConfig+0x1f4>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e054      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c6:	4b2e      	ldr	r3, [pc, #184]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	2238      	movs	r2, #56	; 0x38
 80016cc:	401a      	ands	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	00db      	lsls	r3, r3, #3
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d1ec      	bne.n	80016b2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016d8:	4b27      	ldr	r3, [pc, #156]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2207      	movs	r2, #7
 80016de:	4013      	ands	r3, r2
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d21e      	bcs.n	8001724 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e6:	4b24      	ldr	r3, [pc, #144]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2207      	movs	r2, #7
 80016ec:	4393      	bics	r3, r2
 80016ee:	0019      	movs	r1, r3
 80016f0:	4b21      	ldr	r3, [pc, #132]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	430a      	orrs	r2, r1
 80016f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80016f8:	f7ff f928 	bl	800094c <HAL_GetTick>
 80016fc:	0003      	movs	r3, r0
 80016fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001700:	e009      	b.n	8001716 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001702:	f7ff f923 	bl	800094c <HAL_GetTick>
 8001706:	0002      	movs	r2, r0
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	4a1b      	ldr	r2, [pc, #108]	; (800177c <HAL_RCC_ClockConfig+0x1f4>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e02c      	b.n	8001770 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001716:	4b18      	ldr	r3, [pc, #96]	; (8001778 <HAL_RCC_ClockConfig+0x1f0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2207      	movs	r2, #7
 800171c:	4013      	ands	r3, r2
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	429a      	cmp	r2, r3
 8001722:	d1ee      	bne.n	8001702 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2204      	movs	r2, #4
 800172a:	4013      	ands	r3, r2
 800172c:	d009      	beq.n	8001742 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800172e:	4b14      	ldr	r3, [pc, #80]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	4a15      	ldr	r2, [pc, #84]	; (8001788 <HAL_RCC_ClockConfig+0x200>)
 8001734:	4013      	ands	r3, r2
 8001736:	0019      	movs	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 800173e:	430a      	orrs	r2, r1
 8001740:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001742:	f000 f829 	bl	8001798 <HAL_RCC_GetSysClockFreq>
 8001746:	0001      	movs	r1, r0
 8001748:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <HAL_RCC_ClockConfig+0x1f8>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	0a1b      	lsrs	r3, r3, #8
 800174e:	220f      	movs	r2, #15
 8001750:	401a      	ands	r2, r3
 8001752:	4b0e      	ldr	r3, [pc, #56]	; (800178c <HAL_RCC_ClockConfig+0x204>)
 8001754:	0092      	lsls	r2, r2, #2
 8001756:	58d3      	ldr	r3, [r2, r3]
 8001758:	221f      	movs	r2, #31
 800175a:	4013      	ands	r3, r2
 800175c:	000a      	movs	r2, r1
 800175e:	40da      	lsrs	r2, r3
 8001760:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <HAL_RCC_ClockConfig+0x208>)
 8001762:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001764:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <HAL_RCC_ClockConfig+0x20c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	0018      	movs	r0, r3
 800176a:	f7ff f893 	bl	8000894 <HAL_InitTick>
 800176e:	0003      	movs	r3, r0
}
 8001770:	0018      	movs	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	b004      	add	sp, #16
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40022000 	.word	0x40022000
 800177c:	00001388 	.word	0x00001388
 8001780:	40021000 	.word	0x40021000
 8001784:	fffff0ff 	.word	0xfffff0ff
 8001788:	ffff8fff 	.word	0xffff8fff
 800178c:	0800227c 	.word	0x0800227c
 8001790:	20000000 	.word	0x20000000
 8001794:	20000004 	.word	0x20000004

08001798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800179e:	4b3c      	ldr	r3, [pc, #240]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2238      	movs	r2, #56	; 0x38
 80017a4:	4013      	ands	r3, r2
 80017a6:	d10f      	bne.n	80017c8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80017a8:	4b39      	ldr	r3, [pc, #228]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	0adb      	lsrs	r3, r3, #11
 80017ae:	2207      	movs	r2, #7
 80017b0:	4013      	ands	r3, r2
 80017b2:	2201      	movs	r2, #1
 80017b4:	409a      	lsls	r2, r3
 80017b6:	0013      	movs	r3, r2
 80017b8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80017ba:	6839      	ldr	r1, [r7, #0]
 80017bc:	4835      	ldr	r0, [pc, #212]	; (8001894 <HAL_RCC_GetSysClockFreq+0xfc>)
 80017be:	f7fe fca1 	bl	8000104 <__udivsi3>
 80017c2:	0003      	movs	r3, r0
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	e05d      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017c8:	4b31      	ldr	r3, [pc, #196]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	2238      	movs	r2, #56	; 0x38
 80017ce:	4013      	ands	r3, r2
 80017d0:	2b08      	cmp	r3, #8
 80017d2:	d102      	bne.n	80017da <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017d4:	4b30      	ldr	r3, [pc, #192]	; (8001898 <HAL_RCC_GetSysClockFreq+0x100>)
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	e054      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017da:	4b2d      	ldr	r3, [pc, #180]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	2238      	movs	r2, #56	; 0x38
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b10      	cmp	r3, #16
 80017e4:	d138      	bne.n	8001858 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80017e6:	4b2a      	ldr	r3, [pc, #168]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	2203      	movs	r2, #3
 80017ec:	4013      	ands	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80017f0:	4b27      	ldr	r3, [pc, #156]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	091b      	lsrs	r3, r3, #4
 80017f6:	2207      	movs	r2, #7
 80017f8:	4013      	ands	r3, r2
 80017fa:	3301      	adds	r3, #1
 80017fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2b03      	cmp	r3, #3
 8001802:	d10d      	bne.n	8001820 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	4824      	ldr	r0, [pc, #144]	; (8001898 <HAL_RCC_GetSysClockFreq+0x100>)
 8001808:	f7fe fc7c 	bl	8000104 <__udivsi3>
 800180c:	0003      	movs	r3, r0
 800180e:	0019      	movs	r1, r3
 8001810:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	227f      	movs	r2, #127	; 0x7f
 8001818:	4013      	ands	r3, r2
 800181a:	434b      	muls	r3, r1
 800181c:	617b      	str	r3, [r7, #20]
        break;
 800181e:	e00d      	b.n	800183c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	481c      	ldr	r0, [pc, #112]	; (8001894 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001824:	f7fe fc6e 	bl	8000104 <__udivsi3>
 8001828:	0003      	movs	r3, r0
 800182a:	0019      	movs	r1, r3
 800182c:	4b18      	ldr	r3, [pc, #96]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	227f      	movs	r2, #127	; 0x7f
 8001834:	4013      	ands	r3, r2
 8001836:	434b      	muls	r3, r1
 8001838:	617b      	str	r3, [r7, #20]
        break;
 800183a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	0f5b      	lsrs	r3, r3, #29
 8001842:	2207      	movs	r2, #7
 8001844:	4013      	ands	r3, r2
 8001846:	3301      	adds	r3, #1
 8001848:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	6978      	ldr	r0, [r7, #20]
 800184e:	f7fe fc59 	bl	8000104 <__udivsi3>
 8001852:	0003      	movs	r3, r0
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	e015      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001858:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2238      	movs	r2, #56	; 0x38
 800185e:	4013      	ands	r3, r2
 8001860:	2b20      	cmp	r3, #32
 8001862:	d103      	bne.n	800186c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001864:	2380      	movs	r3, #128	; 0x80
 8001866:	021b      	lsls	r3, r3, #8
 8001868:	613b      	str	r3, [r7, #16]
 800186a:	e00b      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800186c:	4b08      	ldr	r3, [pc, #32]	; (8001890 <HAL_RCC_GetSysClockFreq+0xf8>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2238      	movs	r2, #56	; 0x38
 8001872:	4013      	ands	r3, r2
 8001874:	2b18      	cmp	r3, #24
 8001876:	d103      	bne.n	8001880 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001878:	23fa      	movs	r3, #250	; 0xfa
 800187a:	01db      	lsls	r3, r3, #7
 800187c:	613b      	str	r3, [r7, #16]
 800187e:	e001      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001880:	2300      	movs	r3, #0
 8001882:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001884:	693b      	ldr	r3, [r7, #16]
}
 8001886:	0018      	movs	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	b006      	add	sp, #24
 800188c:	bd80      	pop	{r7, pc}
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	40021000 	.word	0x40021000
 8001894:	00f42400 	.word	0x00f42400
 8001898:	007a1200 	.word	0x007a1200

0800189c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018a0:	4b02      	ldr	r3, [pc, #8]	; (80018ac <HAL_RCC_GetHCLKFreq+0x10>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	0018      	movs	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	20000000 	.word	0x20000000

080018b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018b0:	b5b0      	push	{r4, r5, r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80018b4:	f7ff fff2 	bl	800189c <HAL_RCC_GetHCLKFreq>
 80018b8:	0004      	movs	r4, r0
 80018ba:	f7ff fb3f 	bl	8000f3c <LL_RCC_GetAPB1Prescaler>
 80018be:	0003      	movs	r3, r0
 80018c0:	0b1a      	lsrs	r2, r3, #12
 80018c2:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80018c4:	0092      	lsls	r2, r2, #2
 80018c6:	58d3      	ldr	r3, [r2, r3]
 80018c8:	221f      	movs	r2, #31
 80018ca:	4013      	ands	r3, r2
 80018cc:	40dc      	lsrs	r4, r3
 80018ce:	0023      	movs	r3, r4
}
 80018d0:	0018      	movs	r0, r3
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bdb0      	pop	{r4, r5, r7, pc}
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	080022bc 	.word	0x080022bc

080018dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e046      	b.n	800197c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2288      	movs	r2, #136	; 0x88
 80018f2:	589b      	ldr	r3, [r3, r2]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d107      	bne.n	8001908 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2284      	movs	r2, #132	; 0x84
 80018fc:	2100      	movs	r1, #0
 80018fe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	0018      	movs	r0, r3
 8001904:	f7fe ff06 	bl	8000714 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2288      	movs	r2, #136	; 0x88
 800190c:	2124      	movs	r1, #36	; 0x24
 800190e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2101      	movs	r1, #1
 800191c:	438a      	bics	r2, r1
 800191e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	0018      	movs	r0, r3
 8001924:	f000 f830 	bl	8001988 <UART_SetConfig>
 8001928:	0003      	movs	r3, r0
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e024      	b.n	800197c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	0018      	movs	r0, r3
 800193e:	f000 fa9b 	bl	8001e78 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	685a      	ldr	r2, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	490d      	ldr	r1, [pc, #52]	; (8001984 <HAL_UART_Init+0xa8>)
 800194e:	400a      	ands	r2, r1
 8001950:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	212a      	movs	r1, #42	; 0x2a
 800195e:	438a      	bics	r2, r1
 8001960:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2101      	movs	r1, #1
 800196e:	430a      	orrs	r2, r1
 8001970:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	0018      	movs	r0, r3
 8001976:	f000 fb33 	bl	8001fe0 <UART_CheckIdleState>
 800197a:	0003      	movs	r3, r0
}
 800197c:	0018      	movs	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	b002      	add	sp, #8
 8001982:	bd80      	pop	{r7, pc}
 8001984:	ffffb7ff 	.word	0xffffb7ff

08001988 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001988:	b5b0      	push	{r4, r5, r7, lr}
 800198a:	b090      	sub	sp, #64	; 0x40
 800198c:	af00      	add	r7, sp, #0
 800198e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001990:	231a      	movs	r3, #26
 8001992:	2220      	movs	r2, #32
 8001994:	189b      	adds	r3, r3, r2
 8001996:	19db      	adds	r3, r3, r7
 8001998:	2200      	movs	r2, #0
 800199a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800199c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	431a      	orrs	r2, r3
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	695b      	ldr	r3, [r3, #20]
 80019aa:	431a      	orrs	r2, r3
 80019ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ae:	69db      	ldr	r3, [r3, #28]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80019b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4ac4      	ldr	r2, [pc, #784]	; (8001ccc <UART_SetConfig+0x344>)
 80019bc:	4013      	ands	r3, r2
 80019be:	0019      	movs	r1, r3
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019c6:	430b      	orrs	r3, r1
 80019c8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	4abf      	ldr	r2, [pc, #764]	; (8001cd0 <UART_SetConfig+0x348>)
 80019d2:	4013      	ands	r3, r2
 80019d4:	0018      	movs	r0, r3
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	68d9      	ldr	r1, [r3, #12]
 80019da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	0003      	movs	r3, r0
 80019e0:	430b      	orrs	r3, r1
 80019e2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4ab9      	ldr	r2, [pc, #740]	; (8001cd4 <UART_SetConfig+0x34c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d004      	beq.n	80019fe <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80019f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f6:	6a1b      	ldr	r3, [r3, #32]
 80019f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80019fa:	4313      	orrs	r3, r2
 80019fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80019fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	4ab4      	ldr	r2, [pc, #720]	; (8001cd8 <UART_SetConfig+0x350>)
 8001a06:	4013      	ands	r3, r2
 8001a08:	0019      	movs	r1, r3
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a10:	430b      	orrs	r3, r1
 8001a12:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a1a:	220f      	movs	r2, #15
 8001a1c:	4393      	bics	r3, r2
 8001a1e:	0018      	movs	r0, r3
 8001a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a22:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	0003      	movs	r3, r0
 8001a2a:	430b      	orrs	r3, r1
 8001a2c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4aaa      	ldr	r2, [pc, #680]	; (8001cdc <UART_SetConfig+0x354>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d131      	bne.n	8001a9c <UART_SetConfig+0x114>
 8001a38:	4ba9      	ldr	r3, [pc, #676]	; (8001ce0 <UART_SetConfig+0x358>)
 8001a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	4013      	ands	r3, r2
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	d01d      	beq.n	8001a80 <UART_SetConfig+0xf8>
 8001a44:	d823      	bhi.n	8001a8e <UART_SetConfig+0x106>
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d00c      	beq.n	8001a64 <UART_SetConfig+0xdc>
 8001a4a:	d820      	bhi.n	8001a8e <UART_SetConfig+0x106>
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d002      	beq.n	8001a56 <UART_SetConfig+0xce>
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d00e      	beq.n	8001a72 <UART_SetConfig+0xea>
 8001a54:	e01b      	b.n	8001a8e <UART_SetConfig+0x106>
 8001a56:	231b      	movs	r3, #27
 8001a58:	2220      	movs	r2, #32
 8001a5a:	189b      	adds	r3, r3, r2
 8001a5c:	19db      	adds	r3, r3, r7
 8001a5e:	2200      	movs	r2, #0
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e071      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001a64:	231b      	movs	r3, #27
 8001a66:	2220      	movs	r2, #32
 8001a68:	189b      	adds	r3, r3, r2
 8001a6a:	19db      	adds	r3, r3, r7
 8001a6c:	2202      	movs	r2, #2
 8001a6e:	701a      	strb	r2, [r3, #0]
 8001a70:	e06a      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001a72:	231b      	movs	r3, #27
 8001a74:	2220      	movs	r2, #32
 8001a76:	189b      	adds	r3, r3, r2
 8001a78:	19db      	adds	r3, r3, r7
 8001a7a:	2204      	movs	r2, #4
 8001a7c:	701a      	strb	r2, [r3, #0]
 8001a7e:	e063      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001a80:	231b      	movs	r3, #27
 8001a82:	2220      	movs	r2, #32
 8001a84:	189b      	adds	r3, r3, r2
 8001a86:	19db      	adds	r3, r3, r7
 8001a88:	2208      	movs	r2, #8
 8001a8a:	701a      	strb	r2, [r3, #0]
 8001a8c:	e05c      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001a8e:	231b      	movs	r3, #27
 8001a90:	2220      	movs	r2, #32
 8001a92:	189b      	adds	r3, r3, r2
 8001a94:	19db      	adds	r3, r3, r7
 8001a96:	2210      	movs	r2, #16
 8001a98:	701a      	strb	r2, [r3, #0]
 8001a9a:	e055      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a90      	ldr	r2, [pc, #576]	; (8001ce4 <UART_SetConfig+0x35c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d106      	bne.n	8001ab4 <UART_SetConfig+0x12c>
 8001aa6:	231b      	movs	r3, #27
 8001aa8:	2220      	movs	r2, #32
 8001aaa:	189b      	adds	r3, r3, r2
 8001aac:	19db      	adds	r3, r3, r7
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]
 8001ab2:	e049      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a86      	ldr	r2, [pc, #536]	; (8001cd4 <UART_SetConfig+0x34c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d13e      	bne.n	8001b3c <UART_SetConfig+0x1b4>
 8001abe:	4b88      	ldr	r3, [pc, #544]	; (8001ce0 <UART_SetConfig+0x358>)
 8001ac0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ac2:	23c0      	movs	r3, #192	; 0xc0
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	22c0      	movs	r2, #192	; 0xc0
 8001aca:	0112      	lsls	r2, r2, #4
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d027      	beq.n	8001b20 <UART_SetConfig+0x198>
 8001ad0:	22c0      	movs	r2, #192	; 0xc0
 8001ad2:	0112      	lsls	r2, r2, #4
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d82a      	bhi.n	8001b2e <UART_SetConfig+0x1a6>
 8001ad8:	2280      	movs	r2, #128	; 0x80
 8001ada:	0112      	lsls	r2, r2, #4
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d011      	beq.n	8001b04 <UART_SetConfig+0x17c>
 8001ae0:	2280      	movs	r2, #128	; 0x80
 8001ae2:	0112      	lsls	r2, r2, #4
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d822      	bhi.n	8001b2e <UART_SetConfig+0x1a6>
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d004      	beq.n	8001af6 <UART_SetConfig+0x16e>
 8001aec:	2280      	movs	r2, #128	; 0x80
 8001aee:	00d2      	lsls	r2, r2, #3
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d00e      	beq.n	8001b12 <UART_SetConfig+0x18a>
 8001af4:	e01b      	b.n	8001b2e <UART_SetConfig+0x1a6>
 8001af6:	231b      	movs	r3, #27
 8001af8:	2220      	movs	r2, #32
 8001afa:	189b      	adds	r3, r3, r2
 8001afc:	19db      	adds	r3, r3, r7
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
 8001b02:	e021      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001b04:	231b      	movs	r3, #27
 8001b06:	2220      	movs	r2, #32
 8001b08:	189b      	adds	r3, r3, r2
 8001b0a:	19db      	adds	r3, r3, r7
 8001b0c:	2202      	movs	r2, #2
 8001b0e:	701a      	strb	r2, [r3, #0]
 8001b10:	e01a      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001b12:	231b      	movs	r3, #27
 8001b14:	2220      	movs	r2, #32
 8001b16:	189b      	adds	r3, r3, r2
 8001b18:	19db      	adds	r3, r3, r7
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	e013      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001b20:	231b      	movs	r3, #27
 8001b22:	2220      	movs	r2, #32
 8001b24:	189b      	adds	r3, r3, r2
 8001b26:	19db      	adds	r3, r3, r7
 8001b28:	2208      	movs	r2, #8
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	e00c      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001b2e:	231b      	movs	r3, #27
 8001b30:	2220      	movs	r2, #32
 8001b32:	189b      	adds	r3, r3, r2
 8001b34:	19db      	adds	r3, r3, r7
 8001b36:	2210      	movs	r2, #16
 8001b38:	701a      	strb	r2, [r3, #0]
 8001b3a:	e005      	b.n	8001b48 <UART_SetConfig+0x1c0>
 8001b3c:	231b      	movs	r3, #27
 8001b3e:	2220      	movs	r2, #32
 8001b40:	189b      	adds	r3, r3, r2
 8001b42:	19db      	adds	r3, r3, r7
 8001b44:	2210      	movs	r2, #16
 8001b46:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a61      	ldr	r2, [pc, #388]	; (8001cd4 <UART_SetConfig+0x34c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d000      	beq.n	8001b54 <UART_SetConfig+0x1cc>
 8001b52:	e092      	b.n	8001c7a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001b54:	231b      	movs	r3, #27
 8001b56:	2220      	movs	r2, #32
 8001b58:	189b      	adds	r3, r3, r2
 8001b5a:	19db      	adds	r3, r3, r7
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d015      	beq.n	8001b8e <UART_SetConfig+0x206>
 8001b62:	dc18      	bgt.n	8001b96 <UART_SetConfig+0x20e>
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d00d      	beq.n	8001b84 <UART_SetConfig+0x1fc>
 8001b68:	dc15      	bgt.n	8001b96 <UART_SetConfig+0x20e>
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <UART_SetConfig+0x1ec>
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d005      	beq.n	8001b7e <UART_SetConfig+0x1f6>
 8001b72:	e010      	b.n	8001b96 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001b74:	f7ff fe9c 	bl	80018b0 <HAL_RCC_GetPCLK1Freq>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001b7c:	e014      	b.n	8001ba8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001b7e:	4b5a      	ldr	r3, [pc, #360]	; (8001ce8 <UART_SetConfig+0x360>)
 8001b80:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001b82:	e011      	b.n	8001ba8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001b84:	f7ff fe08 	bl	8001798 <HAL_RCC_GetSysClockFreq>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001b8c:	e00c      	b.n	8001ba8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	021b      	lsls	r3, r3, #8
 8001b92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001b94:	e008      	b.n	8001ba8 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8001b9a:	231a      	movs	r3, #26
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	189b      	adds	r3, r3, r2
 8001ba0:	19db      	adds	r3, r3, r7
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	701a      	strb	r2, [r3, #0]
        break;
 8001ba6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d100      	bne.n	8001bb0 <UART_SetConfig+0x228>
 8001bae:	e147      	b.n	8001e40 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8001bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bb4:	4b4d      	ldr	r3, [pc, #308]	; (8001cec <UART_SetConfig+0x364>)
 8001bb6:	0052      	lsls	r2, r2, #1
 8001bb8:	5ad3      	ldrh	r3, [r2, r3]
 8001bba:	0019      	movs	r1, r3
 8001bbc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001bbe:	f7fe faa1 	bl	8000104 <__udivsi3>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	0013      	movs	r3, r2
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	189b      	adds	r3, r3, r2
 8001bd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d305      	bcc.n	8001be2 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001bdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d906      	bls.n	8001bf0 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8001be2:	231a      	movs	r3, #26
 8001be4:	2220      	movs	r2, #32
 8001be6:	189b      	adds	r3, r3, r2
 8001be8:	19db      	adds	r3, r3, r7
 8001bea:	2201      	movs	r2, #1
 8001bec:	701a      	strb	r2, [r3, #0]
 8001bee:	e127      	b.n	8001e40 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001bf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	61fb      	str	r3, [r7, #28]
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bfc:	4b3b      	ldr	r3, [pc, #236]	; (8001cec <UART_SetConfig+0x364>)
 8001bfe:	0052      	lsls	r2, r2, #1
 8001c00:	5ad3      	ldrh	r3, [r2, r3]
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	69b8      	ldr	r0, [r7, #24]
 8001c0e:	69f9      	ldr	r1, [r7, #28]
 8001c10:	f7fe fb04 	bl	800021c <__aeabi_uldivmod>
 8001c14:	0002      	movs	r2, r0
 8001c16:	000b      	movs	r3, r1
 8001c18:	0e11      	lsrs	r1, r2, #24
 8001c1a:	021d      	lsls	r5, r3, #8
 8001c1c:	430d      	orrs	r5, r1
 8001c1e:	0214      	lsls	r4, r2, #8
 8001c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	085b      	lsrs	r3, r3, #1
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68b8      	ldr	r0, [r7, #8]
 8001c2e:	68f9      	ldr	r1, [r7, #12]
 8001c30:	1900      	adds	r0, r0, r4
 8001c32:	4169      	adcs	r1, r5
 8001c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	603b      	str	r3, [r7, #0]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f7fe faeb 	bl	800021c <__aeabi_uldivmod>
 8001c46:	0002      	movs	r2, r0
 8001c48:	000b      	movs	r3, r1
 8001c4a:	0013      	movs	r3, r2
 8001c4c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001c4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c50:	23c0      	movs	r3, #192	; 0xc0
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d309      	bcc.n	8001c6c <UART_SetConfig+0x2e4>
 8001c58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c5a:	2380      	movs	r3, #128	; 0x80
 8001c5c:	035b      	lsls	r3, r3, #13
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d204      	bcs.n	8001c6c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	e0e9      	b.n	8001e40 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8001c6c:	231a      	movs	r3, #26
 8001c6e:	2220      	movs	r2, #32
 8001c70:	189b      	adds	r3, r3, r2
 8001c72:	19db      	adds	r3, r3, r7
 8001c74:	2201      	movs	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]
 8001c78:	e0e2      	b.n	8001e40 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	69da      	ldr	r2, [r3, #28]
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d000      	beq.n	8001c88 <UART_SetConfig+0x300>
 8001c86:	e083      	b.n	8001d90 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8001c88:	231b      	movs	r3, #27
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	189b      	adds	r3, r3, r2
 8001c8e:	19db      	adds	r3, r3, r7
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d015      	beq.n	8001cc2 <UART_SetConfig+0x33a>
 8001c96:	dc2b      	bgt.n	8001cf0 <UART_SetConfig+0x368>
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d00d      	beq.n	8001cb8 <UART_SetConfig+0x330>
 8001c9c:	dc28      	bgt.n	8001cf0 <UART_SetConfig+0x368>
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d002      	beq.n	8001ca8 <UART_SetConfig+0x320>
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d005      	beq.n	8001cb2 <UART_SetConfig+0x32a>
 8001ca6:	e023      	b.n	8001cf0 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ca8:	f7ff fe02 	bl	80018b0 <HAL_RCC_GetPCLK1Freq>
 8001cac:	0003      	movs	r3, r0
 8001cae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cb0:	e027      	b.n	8001d02 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001cb2:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <UART_SetConfig+0x360>)
 8001cb4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cb6:	e024      	b.n	8001d02 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001cb8:	f7ff fd6e 	bl	8001798 <HAL_RCC_GetSysClockFreq>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cc0:	e01f      	b.n	8001d02 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001cc2:	2380      	movs	r3, #128	; 0x80
 8001cc4:	021b      	lsls	r3, r3, #8
 8001cc6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001cc8:	e01b      	b.n	8001d02 <UART_SetConfig+0x37a>
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	cfff69f3 	.word	0xcfff69f3
 8001cd0:	ffffcfff 	.word	0xffffcfff
 8001cd4:	40008000 	.word	0x40008000
 8001cd8:	11fff4ff 	.word	0x11fff4ff
 8001cdc:	40013800 	.word	0x40013800
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	40004400 	.word	0x40004400
 8001ce8:	00f42400 	.word	0x00f42400
 8001cec:	080022dc 	.word	0x080022dc
      default:
        pclk = 0U;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8001cf4:	231a      	movs	r3, #26
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	189b      	adds	r3, r3, r2
 8001cfa:	19db      	adds	r3, r3, r7
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	701a      	strb	r2, [r3, #0]
        break;
 8001d00:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d100      	bne.n	8001d0a <UART_SetConfig+0x382>
 8001d08:	e09a      	b.n	8001e40 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d0e:	4b58      	ldr	r3, [pc, #352]	; (8001e70 <UART_SetConfig+0x4e8>)
 8001d10:	0052      	lsls	r2, r2, #1
 8001d12:	5ad3      	ldrh	r3, [r2, r3]
 8001d14:	0019      	movs	r1, r3
 8001d16:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001d18:	f7fe f9f4 	bl	8000104 <__udivsi3>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	005a      	lsls	r2, r3, #1
 8001d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	085b      	lsrs	r3, r3, #1
 8001d26:	18d2      	adds	r2, r2, r3
 8001d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	0010      	movs	r0, r2
 8001d30:	f7fe f9e8 	bl	8000104 <__udivsi3>
 8001d34:	0003      	movs	r3, r0
 8001d36:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3a:	2b0f      	cmp	r3, #15
 8001d3c:	d921      	bls.n	8001d82 <UART_SetConfig+0x3fa>
 8001d3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	025b      	lsls	r3, r3, #9
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d21c      	bcs.n	8001d82 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	200e      	movs	r0, #14
 8001d4e:	2420      	movs	r4, #32
 8001d50:	1903      	adds	r3, r0, r4
 8001d52:	19db      	adds	r3, r3, r7
 8001d54:	210f      	movs	r1, #15
 8001d56:	438a      	bics	r2, r1
 8001d58:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d5c:	085b      	lsrs	r3, r3, #1
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	2207      	movs	r2, #7
 8001d62:	4013      	ands	r3, r2
 8001d64:	b299      	uxth	r1, r3
 8001d66:	1903      	adds	r3, r0, r4
 8001d68:	19db      	adds	r3, r3, r7
 8001d6a:	1902      	adds	r2, r0, r4
 8001d6c:	19d2      	adds	r2, r2, r7
 8001d6e:	8812      	ldrh	r2, [r2, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	1902      	adds	r2, r0, r4
 8001d7a:	19d2      	adds	r2, r2, r7
 8001d7c:	8812      	ldrh	r2, [r2, #0]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	e05e      	b.n	8001e40 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8001d82:	231a      	movs	r3, #26
 8001d84:	2220      	movs	r2, #32
 8001d86:	189b      	adds	r3, r3, r2
 8001d88:	19db      	adds	r3, r3, r7
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
 8001d8e:	e057      	b.n	8001e40 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001d90:	231b      	movs	r3, #27
 8001d92:	2220      	movs	r2, #32
 8001d94:	189b      	adds	r3, r3, r2
 8001d96:	19db      	adds	r3, r3, r7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b08      	cmp	r3, #8
 8001d9c:	d015      	beq.n	8001dca <UART_SetConfig+0x442>
 8001d9e:	dc18      	bgt.n	8001dd2 <UART_SetConfig+0x44a>
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d00d      	beq.n	8001dc0 <UART_SetConfig+0x438>
 8001da4:	dc15      	bgt.n	8001dd2 <UART_SetConfig+0x44a>
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d002      	beq.n	8001db0 <UART_SetConfig+0x428>
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d005      	beq.n	8001dba <UART_SetConfig+0x432>
 8001dae:	e010      	b.n	8001dd2 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001db0:	f7ff fd7e 	bl	80018b0 <HAL_RCC_GetPCLK1Freq>
 8001db4:	0003      	movs	r3, r0
 8001db6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001db8:	e014      	b.n	8001de4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001dba:	4b2e      	ldr	r3, [pc, #184]	; (8001e74 <UART_SetConfig+0x4ec>)
 8001dbc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001dbe:	e011      	b.n	8001de4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001dc0:	f7ff fcea 	bl	8001798 <HAL_RCC_GetSysClockFreq>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001dc8:	e00c      	b.n	8001de4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001dca:	2380      	movs	r3, #128	; 0x80
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8001dd0:	e008      	b.n	8001de4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8001dd6:	231a      	movs	r3, #26
 8001dd8:	2220      	movs	r2, #32
 8001dda:	189b      	adds	r3, r3, r2
 8001ddc:	19db      	adds	r3, r3, r7
 8001dde:	2201      	movs	r2, #1
 8001de0:	701a      	strb	r2, [r3, #0]
        break;
 8001de2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d02a      	beq.n	8001e40 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <UART_SetConfig+0x4e8>)
 8001df0:	0052      	lsls	r2, r2, #1
 8001df2:	5ad3      	ldrh	r3, [r2, r3]
 8001df4:	0019      	movs	r1, r3
 8001df6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001df8:	f7fe f984 	bl	8000104 <__udivsi3>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	001a      	movs	r2, r3
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	085b      	lsrs	r3, r3, #1
 8001e06:	18d2      	adds	r2, r2, r3
 8001e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	0010      	movs	r0, r2
 8001e10:	f7fe f978 	bl	8000104 <__udivsi3>
 8001e14:	0003      	movs	r3, r0
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e1a:	2b0f      	cmp	r3, #15
 8001e1c:	d90a      	bls.n	8001e34 <UART_SetConfig+0x4ac>
 8001e1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e20:	2380      	movs	r3, #128	; 0x80
 8001e22:	025b      	lsls	r3, r3, #9
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d205      	bcs.n	8001e34 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	e005      	b.n	8001e40 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8001e34:	231a      	movs	r3, #26
 8001e36:	2220      	movs	r2, #32
 8001e38:	189b      	adds	r3, r3, r2
 8001e3a:	19db      	adds	r3, r3, r7
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	226a      	movs	r2, #106	; 0x6a
 8001e44:	2101      	movs	r1, #1
 8001e46:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4a:	2268      	movs	r2, #104	; 0x68
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e52:	2200      	movs	r2, #0
 8001e54:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	2200      	movs	r2, #0
 8001e5a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8001e5c:	231a      	movs	r3, #26
 8001e5e:	2220      	movs	r2, #32
 8001e60:	189b      	adds	r3, r3, r2
 8001e62:	19db      	adds	r3, r3, r7
 8001e64:	781b      	ldrb	r3, [r3, #0]
}
 8001e66:	0018      	movs	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b010      	add	sp, #64	; 0x40
 8001e6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	080022dc 	.word	0x080022dc
 8001e74:	00f42400 	.word	0x00f42400

08001e78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e84:	2201      	movs	r2, #1
 8001e86:	4013      	ands	r3, r2
 8001e88:	d00b      	beq.n	8001ea2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	4a4a      	ldr	r2, [pc, #296]	; (8001fbc <UART_AdvFeatureConfig+0x144>)
 8001e92:	4013      	ands	r3, r2
 8001e94:	0019      	movs	r1, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d00b      	beq.n	8001ec4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4a43      	ldr	r2, [pc, #268]	; (8001fc0 <UART_AdvFeatureConfig+0x148>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec8:	2204      	movs	r2, #4
 8001eca:	4013      	ands	r3, r2
 8001ecc:	d00b      	beq.n	8001ee6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	4a3b      	ldr	r2, [pc, #236]	; (8001fc4 <UART_AdvFeatureConfig+0x14c>)
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	0019      	movs	r1, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eea:	2208      	movs	r2, #8
 8001eec:	4013      	ands	r3, r2
 8001eee:	d00b      	beq.n	8001f08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	4a34      	ldr	r2, [pc, #208]	; (8001fc8 <UART_AdvFeatureConfig+0x150>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0c:	2210      	movs	r2, #16
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d00b      	beq.n	8001f2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	4a2c      	ldr	r2, [pc, #176]	; (8001fcc <UART_AdvFeatureConfig+0x154>)
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	0019      	movs	r1, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	430a      	orrs	r2, r1
 8001f28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2e:	2220      	movs	r2, #32
 8001f30:	4013      	ands	r3, r2
 8001f32:	d00b      	beq.n	8001f4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	4a25      	ldr	r2, [pc, #148]	; (8001fd0 <UART_AdvFeatureConfig+0x158>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	0019      	movs	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f50:	2240      	movs	r2, #64	; 0x40
 8001f52:	4013      	ands	r3, r2
 8001f54:	d01d      	beq.n	8001f92 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	4a1d      	ldr	r2, [pc, #116]	; (8001fd4 <UART_AdvFeatureConfig+0x15c>)
 8001f5e:	4013      	ands	r3, r2
 8001f60:	0019      	movs	r1, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	035b      	lsls	r3, r3, #13
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d10b      	bne.n	8001f92 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4a15      	ldr	r2, [pc, #84]	; (8001fd8 <UART_AdvFeatureConfig+0x160>)
 8001f82:	4013      	ands	r3, r2
 8001f84:	0019      	movs	r1, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	2280      	movs	r2, #128	; 0x80
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d00b      	beq.n	8001fb4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	4a0e      	ldr	r2, [pc, #56]	; (8001fdc <UART_AdvFeatureConfig+0x164>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	0019      	movs	r1, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	605a      	str	r2, [r3, #4]
  }
}
 8001fb4:	46c0      	nop			; (mov r8, r8)
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b002      	add	sp, #8
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	fffdffff 	.word	0xfffdffff
 8001fc0:	fffeffff 	.word	0xfffeffff
 8001fc4:	fffbffff 	.word	0xfffbffff
 8001fc8:	ffff7fff 	.word	0xffff7fff
 8001fcc:	ffffefff 	.word	0xffffefff
 8001fd0:	ffffdfff 	.word	0xffffdfff
 8001fd4:	ffefffff 	.word	0xffefffff
 8001fd8:	ff9fffff 	.word	0xff9fffff
 8001fdc:	fff7ffff 	.word	0xfff7ffff

08001fe0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b086      	sub	sp, #24
 8001fe4:	af02      	add	r7, sp, #8
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2290      	movs	r2, #144	; 0x90
 8001fec:	2100      	movs	r1, #0
 8001fee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001ff0:	f7fe fcac 	bl	800094c <HAL_GetTick>
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2208      	movs	r2, #8
 8002000:	4013      	ands	r3, r2
 8002002:	2b08      	cmp	r3, #8
 8002004:	d10c      	bne.n	8002020 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2280      	movs	r2, #128	; 0x80
 800200a:	0391      	lsls	r1, r2, #14
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	4a1a      	ldr	r2, [pc, #104]	; (8002078 <UART_CheckIdleState+0x98>)
 8002010:	9200      	str	r2, [sp, #0]
 8002012:	2200      	movs	r2, #0
 8002014:	f000 f832 	bl	800207c <UART_WaitOnFlagUntilTimeout>
 8002018:	1e03      	subs	r3, r0, #0
 800201a:	d001      	beq.n	8002020 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	e026      	b.n	800206e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2204      	movs	r2, #4
 8002028:	4013      	ands	r3, r2
 800202a:	2b04      	cmp	r3, #4
 800202c:	d10c      	bne.n	8002048 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2280      	movs	r2, #128	; 0x80
 8002032:	03d1      	lsls	r1, r2, #15
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	4a10      	ldr	r2, [pc, #64]	; (8002078 <UART_CheckIdleState+0x98>)
 8002038:	9200      	str	r2, [sp, #0]
 800203a:	2200      	movs	r2, #0
 800203c:	f000 f81e 	bl	800207c <UART_WaitOnFlagUntilTimeout>
 8002040:	1e03      	subs	r3, r0, #0
 8002042:	d001      	beq.n	8002048 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e012      	b.n	800206e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2288      	movs	r2, #136	; 0x88
 800204c:	2120      	movs	r1, #32
 800204e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	228c      	movs	r2, #140	; 0x8c
 8002054:	2120      	movs	r1, #32
 8002056:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2284      	movs	r2, #132	; 0x84
 8002068:	2100      	movs	r1, #0
 800206a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	0018      	movs	r0, r3
 8002070:	46bd      	mov	sp, r7
 8002072:	b004      	add	sp, #16
 8002074:	bd80      	pop	{r7, pc}
 8002076:	46c0      	nop			; (mov r8, r8)
 8002078:	01ffffff 	.word	0x01ffffff

0800207c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b094      	sub	sp, #80	; 0x50
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	1dfb      	adds	r3, r7, #7
 800208a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800208c:	e0a7      	b.n	80021de <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800208e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002090:	3301      	adds	r3, #1
 8002092:	d100      	bne.n	8002096 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002094:	e0a3      	b.n	80021de <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002096:	f7fe fc59 	bl	800094c <HAL_GetTick>
 800209a:	0002      	movs	r2, r0
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d302      	bcc.n	80020ac <UART_WaitOnFlagUntilTimeout+0x30>
 80020a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d13f      	bne.n	800212c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020ac:	f3ef 8310 	mrs	r3, PRIMASK
 80020b0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80020b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80020b4:	647b      	str	r3, [r7, #68]	; 0x44
 80020b6:	2301      	movs	r3, #1
 80020b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020bc:	f383 8810 	msr	PRIMASK, r3
}
 80020c0:	46c0      	nop			; (mov r8, r8)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	494e      	ldr	r1, [pc, #312]	; (8002208 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80020ce:	400a      	ands	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020d4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020d8:	f383 8810 	msr	PRIMASK, r3
}
 80020dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020de:	f3ef 8310 	mrs	r3, PRIMASK
 80020e2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80020e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020e6:	643b      	str	r3, [r7, #64]	; 0x40
 80020e8:	2301      	movs	r3, #1
 80020ea:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ee:	f383 8810 	msr	PRIMASK, r3
}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2101      	movs	r1, #1
 8002100:	438a      	bics	r2, r1
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002106:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800210a:	f383 8810 	msr	PRIMASK, r3
}
 800210e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2288      	movs	r2, #136	; 0x88
 8002114:	2120      	movs	r1, #32
 8002116:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	228c      	movs	r2, #140	; 0x8c
 800211c:	2120      	movs	r1, #32
 800211e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2284      	movs	r2, #132	; 0x84
 8002124:	2100      	movs	r1, #0
 8002126:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e069      	b.n	8002200 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2204      	movs	r2, #4
 8002134:	4013      	ands	r3, r2
 8002136:	d052      	beq.n	80021de <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	69da      	ldr	r2, [r3, #28]
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	401a      	ands	r2, r3
 8002144:	2380      	movs	r3, #128	; 0x80
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	429a      	cmp	r2, r3
 800214a:	d148      	bne.n	80021de <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2280      	movs	r2, #128	; 0x80
 8002152:	0112      	lsls	r2, r2, #4
 8002154:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002156:	f3ef 8310 	mrs	r3, PRIMASK
 800215a:	613b      	str	r3, [r7, #16]
  return(result);
 800215c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800215e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002160:	2301      	movs	r3, #1
 8002162:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f383 8810 	msr	PRIMASK, r3
}
 800216a:	46c0      	nop			; (mov r8, r8)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4924      	ldr	r1, [pc, #144]	; (8002208 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002178:	400a      	ands	r2, r1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800217e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	f383 8810 	msr	PRIMASK, r3
}
 8002186:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002188:	f3ef 8310 	mrs	r3, PRIMASK
 800218c:	61fb      	str	r3, [r7, #28]
  return(result);
 800218e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002190:	64bb      	str	r3, [r7, #72]	; 0x48
 8002192:	2301      	movs	r3, #1
 8002194:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002196:	6a3b      	ldr	r3, [r7, #32]
 8002198:	f383 8810 	msr	PRIMASK, r3
}
 800219c:	46c0      	nop			; (mov r8, r8)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2101      	movs	r1, #1
 80021aa:	438a      	bics	r2, r1
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b4:	f383 8810 	msr	PRIMASK, r3
}
 80021b8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2288      	movs	r2, #136	; 0x88
 80021be:	2120      	movs	r1, #32
 80021c0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	228c      	movs	r2, #140	; 0x8c
 80021c6:	2120      	movs	r1, #32
 80021c8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2290      	movs	r2, #144	; 0x90
 80021ce:	2120      	movs	r1, #32
 80021d0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2284      	movs	r2, #132	; 0x84
 80021d6:	2100      	movs	r1, #0
 80021d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e010      	b.n	8002200 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	68ba      	ldr	r2, [r7, #8]
 80021e6:	4013      	ands	r3, r2
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	425a      	negs	r2, r3
 80021ee:	4153      	adcs	r3, r2
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	001a      	movs	r2, r3
 80021f4:	1dfb      	adds	r3, r7, #7
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d100      	bne.n	80021fe <UART_WaitOnFlagUntilTimeout+0x182>
 80021fc:	e747      	b.n	800208e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	0018      	movs	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	b014      	add	sp, #80	; 0x50
 8002206:	bd80      	pop	{r7, pc}
 8002208:	fffffe5f 	.word	0xfffffe5f

0800220c <__libc_init_array>:
 800220c:	b570      	push	{r4, r5, r6, lr}
 800220e:	2600      	movs	r6, #0
 8002210:	4d0c      	ldr	r5, [pc, #48]	; (8002244 <__libc_init_array+0x38>)
 8002212:	4c0d      	ldr	r4, [pc, #52]	; (8002248 <__libc_init_array+0x3c>)
 8002214:	1b64      	subs	r4, r4, r5
 8002216:	10a4      	asrs	r4, r4, #2
 8002218:	42a6      	cmp	r6, r4
 800221a:	d109      	bne.n	8002230 <__libc_init_array+0x24>
 800221c:	2600      	movs	r6, #0
 800221e:	f000 f821 	bl	8002264 <_init>
 8002222:	4d0a      	ldr	r5, [pc, #40]	; (800224c <__libc_init_array+0x40>)
 8002224:	4c0a      	ldr	r4, [pc, #40]	; (8002250 <__libc_init_array+0x44>)
 8002226:	1b64      	subs	r4, r4, r5
 8002228:	10a4      	asrs	r4, r4, #2
 800222a:	42a6      	cmp	r6, r4
 800222c:	d105      	bne.n	800223a <__libc_init_array+0x2e>
 800222e:	bd70      	pop	{r4, r5, r6, pc}
 8002230:	00b3      	lsls	r3, r6, #2
 8002232:	58eb      	ldr	r3, [r5, r3]
 8002234:	4798      	blx	r3
 8002236:	3601      	adds	r6, #1
 8002238:	e7ee      	b.n	8002218 <__libc_init_array+0xc>
 800223a:	00b3      	lsls	r3, r6, #2
 800223c:	58eb      	ldr	r3, [r5, r3]
 800223e:	4798      	blx	r3
 8002240:	3601      	adds	r6, #1
 8002242:	e7f2      	b.n	800222a <__libc_init_array+0x1e>
 8002244:	080022fc 	.word	0x080022fc
 8002248:	080022fc 	.word	0x080022fc
 800224c:	080022fc 	.word	0x080022fc
 8002250:	08002300 	.word	0x08002300

08002254 <memset>:
 8002254:	0003      	movs	r3, r0
 8002256:	1882      	adds	r2, r0, r2
 8002258:	4293      	cmp	r3, r2
 800225a:	d100      	bne.n	800225e <memset+0xa>
 800225c:	4770      	bx	lr
 800225e:	7019      	strb	r1, [r3, #0]
 8002260:	3301      	adds	r3, #1
 8002262:	e7f9      	b.n	8002258 <memset+0x4>

08002264 <_init>:
 8002264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800226a:	bc08      	pop	{r3}
 800226c:	469e      	mov	lr, r3
 800226e:	4770      	bx	lr

08002270 <_fini>:
 8002270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002276:	bc08      	pop	{r3}
 8002278:	469e      	mov	lr, r3
 800227a:	4770      	bx	lr
