{
  "Top": "SaveToRamAndOutput",
  "RtlTop": "SaveToRamAndOutput",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z015",
    "Package": "-clg485",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2"
    ],
    "DirectiveTcl": ["set_directive_stream dwt_1d "],
    "DirectiveInfo": ["stream dwt_1d {{variable positionBooleanTextRequiredlow_pass} {dim 1}} {}"]
  },
  "Args": {
    "input_image": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "286",
          "372"
        ],
        "interfaceRef": "input_image"
      }
    },
    "output_image": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "8",
        "arraySizes": [
          "285",
          "371"
        ],
        "multiInterfaceRef": [
          "output_image_address0",
          "output_image_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "105737",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SaveToRamAndOutput",
    "Version": "1.0",
    "DisplayName": "Savetoramandoutput",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/window_processor.c",
      "..\/..\/generator_2x2.c",
      "..\/..\/comparator.c",
      "..\/..\/SaveToRamAndOutput.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/SaveToRamAndOutpubkb.vhd",
      "impl\/vhdl\/SaveToRamAndOutput.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/SaveToRamAndOutpubkb.v",
      "impl\/verilog\/SaveToRamAndOutput.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "X:\/xilinx\/hls\/FinalProjectVhdl_ArminMashhadiEbrahim\/solution1\/.autopilot\/db\/SaveToRamAndOutput.design.xml",
    "DebugDir": "X:\/xilinx\/hls\/FinalProjectVhdl_ArminMashhadiEbrahim\/solution1\/.debug",
    "ProtoInst": [
      "X:\/xilinx\/hls\/FinalProjectVhdl_ArminMashhadiEbrahim\/solution1\/.debug\/array_generator.protoinst",
      "X:\/xilinx\/hls\/FinalProjectVhdl_ArminMashhadiEbrahim\/solution1\/.debug\/comparator.protoinst",
      "X:\/xilinx\/hls\/FinalProjectVhdl_ArminMashhadiEbrahim\/solution1\/.debug\/pixel_stream_reader.protoinst",
      "X:\/xilinx\/hls\/FinalProjectVhdl_ArminMashhadiEbrahim\/solution1\/.debug\/SaveToRamAndOutput.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "input_image": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "output_image_address0": {
      "type": "data",
      "dir": "out",
      "width": "17",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "17"
        }},
      "bundle_name": "output_image",
      "bundle_role": "address0"
    },
    "output_image_d0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "output_image",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_image_dout": {
      "dir": "in",
      "width": "32"
    },
    "input_image_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_image_read": {
      "dir": "out",
      "width": "1"
    },
    "output_image_address0": {
      "dir": "out",
      "width": "17"
    },
    "output_image_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_image_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_image_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "SaveToRamAndOutput"},
    "Info": {"SaveToRamAndOutput": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"SaveToRamAndOutput": {
        "Latency": {
          "LatencyBest": "105737",
          "LatencyAvg": "105737",
          "LatencyWorst": "105737",
          "PipelineII": "105738",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "105735",
            "Latency": "105735",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP48E": "1",
          "FF": "59",
          "LUT": "179",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "SaveToRamAndOutput",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-21 16:31:27 +0330",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
