Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 21:02:13 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.628        0.000                      0                  307        0.195        0.000                      0                  307        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.628        0.000                      0                  307        0.195        0.000                      0                  307        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 read_button/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.394ns (27.824%)  route 3.616ns (72.176%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.622     5.206    read_button/button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  read_button/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 f  read_button/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.090     6.814    read_button/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.938 f  read_button/button_cond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.465     7.404    read_button/button_cond/M_last_q_i_4__1_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.528 f  read_button/button_cond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.340     7.867    read_button/button_cond/M_last_q_i_2__1_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  read_button/button_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.445     8.436    read_button/button_cond/M_button_cond_out
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.150     8.586 f  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_3/O
                         net (fo=5, routed)           0.792     9.378    write_one_button/L_edge/M_betaCPU_read_button_in
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.354     9.732 r  write_one_button/L_edge/FSM_onehot_M_game_fsm_q[2]_i_1/O
                         net (fo=1, routed)           0.484    10.216    betaCPU/control_unit/D[0]
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.289    14.844    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 read_button/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.366ns (26.865%)  route 3.719ns (73.135%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.622     5.206    read_button/button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  read_button/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  read_button/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.090     6.814    read_button/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  read_button/button_cond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.465     7.404    read_button/button_cond/M_last_q_i_4__1_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.528 r  read_button/button_cond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.340     7.867    read_button/button_cond/M_last_q_i_2__1_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  read_button/button_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.445     8.436    read_button/button_cond/M_button_cond_out
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.150     8.586 r  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_3/O
                         net (fo=5, routed)           0.999     9.585    betaCPU/control_unit/M_betaCPU_read_button_in
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.326     9.911 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.379    10.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1_n_0
    SLICE_X62Y88         FDSE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDSE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDSE (Setup_fdse_C_CE)      -0.205    14.928    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 read_button/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.366ns (26.865%)  route 3.719ns (73.135%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.622     5.206    read_button/button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  read_button/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  read_button/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.090     6.814    read_button/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  read_button/button_cond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.465     7.404    read_button/button_cond/M_last_q_i_4__1_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.528 r  read_button/button_cond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.340     7.867    read_button/button_cond/M_last_q_i_2__1_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  read_button/button_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.445     8.436    read_button/button_cond/M_button_cond_out
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.150     8.586 r  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_3/O
                         net (fo=5, routed)           0.999     9.585    betaCPU/control_unit/M_betaCPU_read_button_in
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.326     9.911 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.379    10.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.928    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 read_button/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.366ns (26.865%)  route 3.719ns (73.135%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.622     5.206    read_button/button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  read_button/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  read_button/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.090     6.814    read_button/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  read_button/button_cond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.465     7.404    read_button/button_cond/M_last_q_i_4__1_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.528 r  read_button/button_cond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.340     7.867    read_button/button_cond/M_last_q_i_2__1_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  read_button/button_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.445     8.436    read_button/button_cond/M_button_cond_out
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.150     8.586 r  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_3/O
                         net (fo=5, routed)           0.999     9.585    betaCPU/control_unit/M_betaCPU_read_button_in
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.326     9.911 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.379    10.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.928    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 read_button/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.366ns (26.865%)  route 3.719ns (73.135%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.622     5.206    read_button/button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  read_button/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  read_button/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.090     6.814    read_button/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.938 r  read_button/button_cond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.465     7.404    read_button/button_cond/M_last_q_i_4__1_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.528 r  read_button/button_cond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.340     7.867    read_button/button_cond/M_last_q_i_2__1_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  read_button/button_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.445     8.436    read_button/button_cond/M_button_cond_out
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.150     8.586 r  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_3/O
                         net (fo=5, routed)           0.999     9.585    betaCPU/control_unit/M_betaCPU_read_button_in
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.326     9.911 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1/O
                         net (fo=4, routed)           0.379    10.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.205    14.928    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 read_button/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.361ns (27.679%)  route 3.556ns (72.321%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.622     5.206    read_button/button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  read_button/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.724 f  read_button/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           1.090     6.814    read_button/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.938 f  read_button/button_cond/M_last_q_i_4__1/O
                         net (fo=1, routed)           0.465     7.404    read_button/button_cond/M_last_q_i_4__1_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.528 f  read_button/button_cond/M_last_q_i_2__1/O
                         net (fo=1, routed)           0.340     7.867    read_button/button_cond/M_last_q_i_2__1_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I4_O)        0.124     7.991 f  read_button/button_cond/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.445     8.436    read_button/button_cond/M_button_cond_out
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.150     8.586 f  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_3/O
                         net (fo=5, routed)           0.598     9.184    read_button/button_cond/M_betaCPU_read_button_in
    SLICE_X63Y88         LUT3 (Prop_lut3_I0_O)        0.321     9.505 r  read_button/button_cond/FSM_onehot_M_game_fsm_q[3]_i_2/O
                         net (fo=1, routed)           0.618    10.123    betaCPU/control_unit/D[1]
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.506    14.910    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X62Y88         FDRE (Setup_fdre_C_D)       -0.269    14.864    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 write_one_button/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_one_button/button_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.948ns (23.002%)  route 3.173ns (76.998%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.209    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  write_one_button/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.345    write_one_button/button_cond/M_ctr_q_reg[15]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.469 f  write_one_button/button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.402     6.871    write_one_button/button_cond/M_last_q_i_5_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  write_one_button/button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.721     7.716    write_one_button/button_cond/M_last_q_i_3_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.840 f  write_one_button/button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.423     8.263    write_one_button/button_cond/M_button_cond_out
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.120     8.383 r  write_one_button/button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.947     9.330    write_one_button/button_cond/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509    14.913    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.408    14.742    write_one_button/button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 write_one_button/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_one_button/button_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.948ns (23.002%)  route 3.173ns (76.998%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.209    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  write_one_button/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.345    write_one_button/button_cond/M_ctr_q_reg[15]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.469 f  write_one_button/button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.402     6.871    write_one_button/button_cond/M_last_q_i_5_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  write_one_button/button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.721     7.716    write_one_button/button_cond/M_last_q_i_3_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.840 f  write_one_button/button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.423     8.263    write_one_button/button_cond/M_button_cond_out
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.120     8.383 r  write_one_button/button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.947     9.330    write_one_button/button_cond/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509    14.913    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.408    14.742    write_one_button/button_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 write_one_button/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_one_button/button_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.948ns (23.002%)  route 3.173ns (76.998%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.209    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  write_one_button/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.345    write_one_button/button_cond/M_ctr_q_reg[15]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.469 f  write_one_button/button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.402     6.871    write_one_button/button_cond/M_last_q_i_5_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  write_one_button/button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.721     7.716    write_one_button/button_cond/M_last_q_i_3_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.840 f  write_one_button/button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.423     8.263    write_one_button/button_cond/M_button_cond_out
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.120     8.383 r  write_one_button/button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.947     9.330    write_one_button/button_cond/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509    14.913    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.408    14.742    write_one_button/button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 write_one_button/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_one_button/button_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.948ns (23.002%)  route 3.173ns (76.998%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.209    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  write_one_button/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.680     6.345    write_one_button/button_cond/M_ctr_q_reg[15]
    SLICE_X63Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.469 f  write_one_button/button_cond/M_last_q_i_5/O
                         net (fo=1, routed)           0.402     6.871    write_one_button/button_cond/M_last_q_i_5_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.995 f  write_one_button/button_cond/M_last_q_i_3/O
                         net (fo=1, routed)           0.721     7.716    write_one_button/button_cond/M_last_q_i_3_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I5_O)        0.124     7.840 f  write_one_button/button_cond/M_last_q_i_1/O
                         net (fo=3, routed)           0.423     8.263    write_one_button/button_cond/M_button_cond_out
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.120     8.383 r  write_one_button/button_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.947     9.330    write_one_button/button_cond/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.509    14.913    write_one_button/button_cond/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  write_one_button/button_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y93         FDRE (Setup_fdre_C_CE)      -0.408    14.742    write_one_button/button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.872%)  route 0.135ns (42.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.535    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[2]/Q
                         net (fo=3, routed)           0.135     1.811    betaCPU/r/Q[2]
    SLICE_X61Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  betaCPU/r/M_input_letter_1_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    betaCPU/r/M_input_letter_1_q[1]_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.860     2.049    betaCPU/r/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[1]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.091     1.661    betaCPU/r/M_input_letter_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.580     1.524    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.121     1.786    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[0]
    SLICE_X58Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X58Y73         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.846     2.036    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.092     1.629    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 write_zero_button/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_write_zero_button_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.535    write_zero_button/L_edge/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  write_zero_button/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  write_zero_button/L_edge/M_last_q_reg/Q
                         net (fo=2, routed)           0.069     1.732    write_zero_button/L_edge/M_last_q
    SLICE_X63Y88         LUT3 (Prop_lut3_I0_O)        0.099     1.831 r  write_zero_button/L_edge/M_write_zero_button_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    write_zero_button_n_2
    SLICE_X63Y88         FDRE                                         r  M_write_zero_button_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  M_write_zero_button_dff_q_reg[0]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.091     1.626    M_write_zero_button_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.526    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/Q
                         net (fo=43, routed)          0.089     1.763    betaCPU/bottom_matrix_control/matrix1/matrix_writer/Q[3]
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.098     1.861 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.861    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_2_n_0
    SLICE_X60Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.849     2.038    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.120     1.646    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 read_button/button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_button/button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.590     1.534    read_button/button_cond/sync/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  read_button/button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  read_button/button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.176     1.851    read_button/button_cond/sync/M_pipe_d[1]
    SLICE_X58Y88         FDRE                                         r  read_button/button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.860     2.049    read_button/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  read_button/button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.075     1.622    read_button/button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 write_one_button/button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_one_button/button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.590     1.534    write_one_button/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  write_one_button/button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  write_one_button/button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.172     1.847    write_one_button/button_cond/sync/M_pipe_d__1[1]
    SLICE_X58Y88         FDRE                                         r  write_one_button/button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.860     2.049    write_one_button/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  write_one_button/button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.070     1.604    write_one_button/button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.823%)  route 0.108ns (32.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.535    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDSE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDSE (Prop_fdse_C_Q)         0.128     1.663 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/Q
                         net (fo=5, routed)           0.108     1.770    betaCPU/control_unit/Q[0]
    SLICE_X62Y88         LUT2 (Prop_lut2_I0_O)        0.099     1.869 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[1]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.861     2.051    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.091     1.626    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.543%)  route 0.178ns (48.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.526    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.178     1.844    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.048     1.892 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.892    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X58Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.849     2.038    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.107     1.646    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.535%)  route 0.179ns (48.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.526    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.179     1.845    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[0]
    SLICE_X58Y72         LUT5 (Prop_lut5_I1_O)        0.049     1.894 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.849     2.038    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.104     1.643    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.143%)  route 0.178ns (48.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.582     1.526    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=13, routed)          0.178     1.844    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.889 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.849     2.038    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.091     1.630    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   M_read_button_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   M_write_one_button_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   M_write_zero_button_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y86   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y72   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y72   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   M_write_one_button_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y86   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y75   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   write_one_button/button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   write_one_button/button_cond/M_ctr_q_reg[11]/C



