$date
	Fri Oct 24 09:16:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
x$
0#
x"
x!
$end
#5000
1!
0"
1#
#10000
0#
0$
1%
#12000
1$
#15000
0$
1#
#18000
1$
#20000
0#
#24000
0$
#25000
1#
#30000
0#
1$
#35000
0!
1"
1#
#36000
0$
#40000
0#
#42000
1$
#45000
1#
#48000
0$
#50000
0#
#54000
1$
#55000
1#
#60000
0#
0$
#65000
1!
0"
1#
