// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rgb_mat_468_dout,
        rgb_mat_468_empty_n,
        rgb_mat_468_read,
        resize_out_mat_469_din,
        resize_out_mat_469_full_n,
        resize_out_mat_469_write,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_pp0_stage0 = 20'd2;
parameter    ap_ST_fsm_pp0_stage1 = 20'd4;
parameter    ap_ST_fsm_state5 = 20'd8;
parameter    ap_ST_fsm_state6 = 20'd16;
parameter    ap_ST_fsm_state7 = 20'd32;
parameter    ap_ST_fsm_state8 = 20'd64;
parameter    ap_ST_fsm_state9 = 20'd128;
parameter    ap_ST_fsm_state10 = 20'd256;
parameter    ap_ST_fsm_state11 = 20'd512;
parameter    ap_ST_fsm_state12 = 20'd1024;
parameter    ap_ST_fsm_state13 = 20'd2048;
parameter    ap_ST_fsm_state14 = 20'd4096;
parameter    ap_ST_fsm_state15 = 20'd8192;
parameter    ap_ST_fsm_state16 = 20'd16384;
parameter    ap_ST_fsm_state17 = 20'd32768;
parameter    ap_ST_fsm_state18 = 20'd65536;
parameter    ap_ST_fsm_pp1_stage0 = 20'd131072;
parameter    ap_ST_fsm_state39 = 20'd262144;
parameter    ap_ST_fsm_state40 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] rgb_mat_468_dout;
input   rgb_mat_468_empty_n;
output   rgb_mat_468_read;
output  [23:0] resize_out_mat_469_din;
input   resize_out_mat_469_full_n;
output   resize_out_mat_469_write;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rgb_mat_468_read;
reg resize_out_mat_469_write;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    rgb_mat_468_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln332_reg_2137;
reg    ap_enable_reg_pp1_iter8;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln389_reg_2385;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter7_reg;
reg   [0:0] cmp89_reg_2305;
reg   [0:0] and_ln406_reg_2394;
reg   [0:0] and_ln406_reg_2394_pp1_iter7_reg;
reg    resize_out_mat_469_blk_n;
reg    ap_enable_reg_pp1_iter19;
reg   [0:0] slt_reg_2300;
reg   [0:0] and_ln487_reg_2424;
reg   [0:0] and_ln487_reg_2424_pp1_iter18_reg;
reg   [0:0] icmp_ln489_reg_2398;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter18_reg;
reg   [0:0] and_ln486_reg_2428;
reg   [0:0] and_ln486_reg_2428_pp1_iter18_reg;
reg   [32:0] indvar_flatten_reg_369;
reg   [1:0] i_reg_380;
reg   [31:0] j_reg_392;
reg   [63:0] j_1_reg_451;
reg   [63:0] j_1_reg_451_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state19_pp1_stage0_iter0;
wire    ap_block_state20_pp1_stage0_iter1;
wire    ap_block_state21_pp1_stage0_iter2;
wire    ap_block_state22_pp1_stage0_iter3;
wire    ap_block_state23_pp1_stage0_iter4;
wire    ap_block_state24_pp1_stage0_iter5;
wire    ap_block_state25_pp1_stage0_iter6;
wire    ap_block_state26_pp1_stage0_iter7;
reg    ap_predicate_op213_read_state27;
reg    ap_block_state27_pp1_stage0_iter8;
wire    ap_block_state28_pp1_stage0_iter9;
wire    ap_block_state29_pp1_stage0_iter10;
wire    ap_block_state30_pp1_stage0_iter11;
wire    ap_block_state31_pp1_stage0_iter12;
wire    ap_block_state32_pp1_stage0_iter13;
wire    ap_block_state33_pp1_stage0_iter14;
wire    ap_block_state34_pp1_stage0_iter15;
wire    ap_block_state35_pp1_stage0_iter16;
wire    ap_block_state36_pp1_stage0_iter17;
wire    ap_block_state37_pp1_stage0_iter18;
reg    ap_predicate_op442_write_state38;
reg    ap_block_state38_pp1_stage0_iter19;
reg    ap_block_pp1_stage0_11001;
reg   [63:0] j_1_reg_451_pp1_iter2_reg;
reg   [63:0] j_1_reg_451_pp1_iter3_reg;
reg   [63:0] j_1_reg_451_pp1_iter4_reg;
reg   [63:0] j_1_reg_451_pp1_iter5_reg;
reg   [63:0] j_1_reg_451_pp1_iter6_reg;
reg   [63:0] j_1_reg_451_pp1_iter7_reg;
reg   [63:0] j_1_reg_451_pp1_iter8_reg;
reg   [16:0] conv_i_i202_i_phi_reg_466;
reg   [0:0] flag_write_reg_478;
reg   [0:0] flag_write_reg_478_pp1_iter10_reg;
wire   [41:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
reg  signed [41:0] reg_606;
wire    ap_CS_fsm_state16;
reg    ap_enable_reg_pp1_iter7;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter6_reg;
wire   [23:0] line_buffer_V_1_0_q0;
reg   [23:0] reg_610;
reg    ap_enable_reg_pp1_iter10;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter9_reg;
reg   [31:0] first_row_index_5_reg_415;
reg   [0:0] icmp_ln870_2_reg_2418;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter9_reg;
wire   [23:0] line_buffer_V_2_0_q0;
reg   [23:0] reg_618;
wire   [23:0] line_buffer_V_0_0_q0;
reg   [23:0] reg_626;
wire   [23:0] line_buffer_V_1_0_q1;
reg    ap_enable_reg_pp1_iter11;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter10_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter10_reg;
wire   [23:0] line_buffer_V_2_0_q1;
wire   [23:0] line_buffer_V_0_0_q1;
wire   [32:0] tmp_fu_658_p3;
reg   [32:0] tmp_reg_2127;
wire   [32:0] add_ln332_fu_666_p2;
reg   [32:0] add_ln332_reg_2132;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln332_fu_672_p2;
wire   [31:0] select_ln332_fu_682_p3;
reg   [31:0] select_ln332_reg_2141;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [1:0] select_ln332_1_fu_696_p3;
reg   [1:0] select_ln332_1_reg_2147;
wire   [0:0] trunc_ln332_fu_704_p1;
reg   [0:0] trunc_ln332_reg_2152;
reg   [23:0] tmp_V_7_reg_2156;
wire   [31:0] add_ln337_fu_713_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] trunc_ln300_fu_718_p1;
reg   [15:0] trunc_ln300_reg_2187;
wire    ap_CS_fsm_state5;
wire   [63:0] xnew_fu_722_p3;
reg   [63:0] xnew_reg_2192;
wire   [15:0] trunc_ln301_fu_740_p1;
reg   [15:0] trunc_ln301_reg_2197;
wire    ap_CS_fsm_state6;
wire   [47:0] scalex_V_fu_744_p1;
reg   [47:0] scalex_V_reg_2202;
wire   [63:0] ynew_fu_748_p3;
reg   [63:0] ynew_reg_2207;
wire   [47:0] trunc_ln703_1_fu_756_p1;
reg   [47:0] trunc_ln703_1_reg_2212;
wire    ap_CS_fsm_state7;
reg   [21:0] conv_i_i_i322_i_cast_reg_2217;
reg   [37:0] rhs_reg_2222;
wire  signed [63:0] sext_ln293_fu_780_p1;
reg  signed [63:0] sext_ln293_reg_2227;
wire    ap_CS_fsm_state8;
wire   [31:0] loop_row_count_fu_787_p3;
reg   [31:0] loop_row_count_reg_2232;
wire   [31:0] sub272_fu_803_p2;
reg   [31:0] sub272_reg_2237;
wire   [31:0] tmp_V_fu_808_p2;
reg   [31:0] tmp_V_reg_2242;
wire   [0:0] cmp7515_fu_813_p2;
reg   [0:0] cmp7515_reg_2247;
wire   [42:0] rhs_cast_fu_819_p1;
reg   [42:0] rhs_cast_reg_2251;
wire   [53:0] shl_i_i_i_i233_i_fu_827_p3;
reg   [53:0] shl_i_i_i_i233_i_reg_2256;
wire   [53:0] shl_i_i_i_i_i_fu_835_p3;
reg   [53:0] shl_i_i_i_i_i_reg_2261;
wire   [41:0] indexx_pre_V_1_fu_847_p3;
reg   [41:0] indexx_pre_V_1_reg_2266;
wire   [41:0] shl_i_i_i216_i_fu_859_p3;
reg   [41:0] shl_i_i_i216_i_reg_2271;
wire  signed [63:0] sext_ln382_fu_867_p1;
reg  signed [63:0] sext_ln382_reg_2276;
wire  signed [63:0] smax_cast_fu_880_p1;
reg  signed [63:0] smax_cast_reg_2281;
wire   [21:0] sub_ln851_fu_884_p2;
reg   [21:0] sub_ln851_reg_2286;
wire   [31:0] i_2_fu_889_p2;
reg   [31:0] i_2_reg_2291;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln382_fu_895_p2;
reg   [0:0] icmp_ln382_reg_2296;
wire   [0:0] slt_fu_900_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] cmp89_fu_909_p2;
wire   [31:0] op2_assign_fu_914_p2;
reg   [31:0] op2_assign_reg_2312;
wire   [0:0] cmp277_fu_920_p2;
reg   [0:0] cmp277_reg_2320;
wire   [31:0] op2_assign_1_fu_925_p2;
reg   [31:0] op2_assign_1_reg_2326;
wire   [0:0] cmp_i_i235_i_fu_935_p2;
reg   [0:0] cmp_i_i235_i_reg_2332;
wire   [0:0] icmp_ln851_fu_940_p2;
reg   [0:0] icmp_ln851_reg_2337;
wire   [41:0] indexy_pre_V_fu_992_p3;
reg   [41:0] indexy_pre_V_reg_2342;
wire    ap_CS_fsm_state17;
reg   [16:0] ret_V_5_cast_reg_2347;
reg   [0:0] p_Result_s_reg_2354;
wire   [23:0] empty_85_fu_1018_p1;
reg   [23:0] empty_85_reg_2359;
wire   [16:0] ret_V_22_fu_1029_p3;
reg   [16:0] ret_V_22_reg_2364;
wire   [16:0] add_i_i_i_i_i199_i_fu_1037_p2;
reg   [16:0] add_i_i_i_i_i199_i_reg_2370;
wire    ap_CS_fsm_state18;
wire   [0:0] xor_ln882_fu_1050_p2;
reg   [0:0] xor_ln882_reg_2375;
wire   [63:0] add_ln389_fu_1056_p2;
reg   [63:0] add_ln389_reg_2380;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln389_fu_1062_p2;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter1_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter2_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter3_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter4_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter5_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter8_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter11_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter12_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter13_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter14_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter15_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter16_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter17_reg;
reg   [0:0] icmp_ln389_reg_2385_pp1_iter18_reg;
wire   [0:0] icmp_ln851_1_fu_1070_p2;
reg   [0:0] icmp_ln851_1_reg_2389;
wire   [0:0] and_ln406_fu_1081_p2;
reg   [0:0] and_ln406_reg_2394_pp1_iter1_reg;
reg   [0:0] and_ln406_reg_2394_pp1_iter2_reg;
reg   [0:0] and_ln406_reg_2394_pp1_iter3_reg;
reg   [0:0] and_ln406_reg_2394_pp1_iter4_reg;
reg   [0:0] and_ln406_reg_2394_pp1_iter5_reg;
reg   [0:0] and_ln406_reg_2394_pp1_iter6_reg;
wire   [0:0] icmp_ln489_fu_1086_p2;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter1_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter2_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter3_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter4_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter5_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter6_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter7_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter8_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter9_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter10_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter11_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter12_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter13_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter14_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter15_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter16_reg;
reg   [0:0] icmp_ln489_reg_2398_pp1_iter17_reg;
wire   [31:0] zext_ln395_fu_1095_p1;
wire   [16:0] ret_V_23_fu_1105_p3;
reg   [16:0] ret_V_23_reg_2408;
reg    ap_enable_reg_pp1_iter1;
reg   [16:0] ret_V_23_reg_2408_pp1_iter2_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter3_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter4_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter5_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter6_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter7_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter8_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter9_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter10_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter11_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter12_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter13_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter14_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter15_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter16_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter17_reg;
reg   [16:0] ret_V_23_reg_2408_pp1_iter18_reg;
wire   [1:0] trunc_ln728_fu_1111_p1;
reg   [1:0] trunc_ln728_reg_2413;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter2_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter3_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter4_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter5_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter6_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter7_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter8_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter9_reg;
reg   [1:0] trunc_ln728_reg_2413_pp1_iter10_reg;
wire   [0:0] icmp_ln870_2_fu_1119_p2;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter2_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter3_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter4_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter5_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter6_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter7_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter8_reg;
reg   [0:0] icmp_ln870_2_reg_2418_pp1_iter11_reg;
wire   [0:0] and_ln487_fu_1124_p2;
reg   [0:0] and_ln487_reg_2424_pp1_iter2_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter3_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter4_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter5_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter6_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter7_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter8_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter9_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter10_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter11_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter12_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter13_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter14_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter15_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter16_reg;
reg   [0:0] and_ln487_reg_2424_pp1_iter17_reg;
wire   [0:0] and_ln486_fu_1134_p2;
reg   [0:0] and_ln486_reg_2428_pp1_iter2_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter3_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter4_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter5_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter6_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter7_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter8_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter9_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter10_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter11_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter12_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter13_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter14_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter15_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter16_reg;
reg   [0:0] and_ln486_reg_2428_pp1_iter17_reg;
wire   [0:0] icmp_ln1494_fu_1143_p2;
reg   [0:0] icmp_ln1494_reg_2432;
wire   [16:0] ret_V_24_fu_1212_p3;
reg   [16:0] ret_V_24_reg_2437;
wire   [1:0] trunc_ln728_1_fu_1220_p1;
reg   [1:0] trunc_ln728_1_reg_2444;
wire   [23:0] trunc_ln703_2_fu_1224_p1;
reg   [23:0] trunc_ln703_2_reg_2449;
wire   [11:0] idx_nxt_fu_1260_p2;
reg   [11:0] idx_nxt_reg_2454;
wire   [11:0] line_buffer_V_1_0_addr_1_gep_fu_280_p3;
wire   [11:0] line_buffer_V_2_0_addr_gep_fu_294_p3;
wire   [11:0] line_buffer_V_0_0_addr_1_gep_fu_301_p3;
reg   [11:0] Wx_V_reg_2489;
reg   [11:0] Wx_V_reg_2489_pp1_iter10_reg;
reg   [11:0] Wx_V_reg_2489_pp1_iter11_reg;
reg   [11:0] Wx_V_reg_2489_pp1_iter12_reg;
wire   [11:0] line_buffer_V_1_0_addr_2_gep_fu_348_p3;
wire   [11:0] line_buffer_V_2_0_addr_1_gep_fu_355_p3;
wire   [11:0] line_buffer_V_0_0_addr_2_gep_fu_362_p3;
wire   [11:0] Wy_V_fu_1306_p4;
reg   [11:0] Wy_V_reg_2525;
wire   [7:0] A0_V_fu_1337_p1;
reg   [7:0] A0_V_reg_2540;
reg   [7:0] A0_V_reg_2540_pp1_iter13_reg;
reg   [7:0] A0_V_reg_2540_pp1_iter14_reg;
reg   [7:0] A0_V_reg_2540_pp1_iter15_reg;
reg   [7:0] A0_V_reg_2540_pp1_iter16_reg;
reg   [7:0] A0_V_reg_2540_pp1_iter17_reg;
wire   [9:0] ret_7_fu_1389_p2;
reg   [9:0] ret_7_reg_2545;
reg  signed [9:0] ret_7_reg_2545_pp1_iter13_reg;
wire   [8:0] ret_9_fu_1401_p2;
reg  signed [8:0] ret_9_reg_2550;
wire   [20:0] zext_ln1118_fu_1411_p1;
wire   [7:0] A0_V_1_fu_1414_p4;
reg   [7:0] A0_V_1_reg_2567;
reg   [7:0] A0_V_1_reg_2567_pp1_iter13_reg;
reg   [7:0] A0_V_1_reg_2567_pp1_iter14_reg;
reg   [7:0] A0_V_1_reg_2567_pp1_iter15_reg;
reg   [7:0] A0_V_1_reg_2567_pp1_iter16_reg;
reg   [7:0] A0_V_1_reg_2567_pp1_iter17_reg;
wire   [9:0] ret_fu_1490_p2;
reg   [9:0] ret_reg_2572;
reg  signed [9:0] ret_reg_2572_pp1_iter13_reg;
wire   [8:0] ret_13_fu_1502_p2;
reg  signed [8:0] ret_13_reg_2577;
wire   [7:0] A0_V_2_fu_1512_p4;
reg   [7:0] A0_V_2_reg_2587;
reg   [7:0] A0_V_2_reg_2587_pp1_iter13_reg;
reg   [7:0] A0_V_2_reg_2587_pp1_iter14_reg;
reg   [7:0] A0_V_2_reg_2587_pp1_iter15_reg;
reg   [7:0] A0_V_2_reg_2587_pp1_iter16_reg;
reg   [7:0] A0_V_2_reg_2587_pp1_iter17_reg;
wire   [9:0] ret_16_fu_1588_p2;
reg   [9:0] ret_16_reg_2592;
reg  signed [9:0] ret_16_reg_2592_pp1_iter13_reg;
wire   [8:0] ret_18_fu_1600_p2;
reg  signed [8:0] ret_18_reg_2597;
wire   [20:0] zext_ln1118_1_fu_1613_p1;
wire   [21:0] zext_ln708_1_fu_1631_p1;
wire  signed [22:0] grp_fu_2062_p3;
reg  signed [22:0] ret_V_25_reg_2681;
reg    ap_enable_reg_pp1_iter17;
wire  signed [22:0] grp_fu_2070_p3;
reg  signed [22:0] ret_V_27_reg_2686;
wire  signed [22:0] grp_fu_2078_p3;
reg  signed [22:0] ret_V_29_reg_2691;
wire   [7:0] ret_V_26_fu_1724_p3;
reg   [7:0] ret_V_26_reg_2696;
wire   [7:0] ret_V_28_fu_1794_p3;
reg   [7:0] ret_V_28_reg_2701;
wire   [7:0] ret_V_30_fu_1864_p3;
reg   [7:0] ret_V_30_reg_2706;
wire   [31:0] output_rows_count_1_fu_1934_p3;
reg   [31:0] output_rows_count_1_reg_2711;
wire    ap_CS_fsm_state39;
wire   [31:0] first_row_index_fu_1950_p2;
reg   [31:0] first_row_index_reg_2716;
wire   [0:0] and_ln882_fu_1968_p2;
reg   [0:0] and_ln882_reg_2722;
wire   [31:0] read_rows_count_2_fu_1973_p3;
reg   [31:0] read_rows_count_2_reg_2727;
wire   [31:0] first_row_index_4_fu_2000_p3;
wire    ap_CS_fsm_state40;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter16;
reg    ap_enable_reg_pp1_iter18;
reg   [11:0] line_buffer_V_0_0_address0;
reg    line_buffer_V_0_0_ce0;
reg    line_buffer_V_0_0_we0;
reg   [23:0] line_buffer_V_0_0_d0;
reg   [11:0] line_buffer_V_0_0_address1;
reg    line_buffer_V_0_0_ce1;
reg   [11:0] line_buffer_V_1_0_address0;
reg    line_buffer_V_1_0_ce0;
reg    line_buffer_V_1_0_we0;
reg   [23:0] line_buffer_V_1_0_d0;
reg   [11:0] line_buffer_V_1_0_address1;
reg    line_buffer_V_1_0_ce1;
reg   [11:0] line_buffer_V_2_0_address0;
reg    line_buffer_V_2_0_ce0;
reg    line_buffer_V_2_0_we0;
reg   [11:0] line_buffer_V_2_0_address1;
reg    line_buffer_V_2_0_ce1;
wire    grp_xfUDivResize_fu_563_ap_start;
wire    grp_xfUDivResize_fu_563_ap_done;
wire    grp_xfUDivResize_fu_563_ap_idle;
wire    grp_xfUDivResize_fu_563_ap_ready;
reg   [63:0] grp_xfUDivResize_fu_563_in_n;
reg   [15:0] grp_xfUDivResize_fu_563_in_d;
wire   [63:0] grp_xfUDivResize_fu_563_ap_return;
reg   [31:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex;
reg   [47:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
reg    grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_block_state19_pp1_stage0_iter0_ignore_call5;
wire    ap_block_state20_pp1_stage0_iter1_ignore_call5;
wire    ap_block_state21_pp1_stage0_iter2_ignore_call5;
wire    ap_block_state22_pp1_stage0_iter3_ignore_call5;
wire    ap_block_state23_pp1_stage0_iter4_ignore_call5;
wire    ap_block_state24_pp1_stage0_iter5_ignore_call5;
wire    ap_block_state25_pp1_stage0_iter6_ignore_call5;
wire    ap_block_state26_pp1_stage0_iter7_ignore_call5;
reg    ap_block_state27_pp1_stage0_iter8_ignore_call5;
wire    ap_block_state28_pp1_stage0_iter9_ignore_call5;
wire    ap_block_state29_pp1_stage0_iter10_ignore_call5;
wire    ap_block_state30_pp1_stage0_iter11_ignore_call5;
wire    ap_block_state31_pp1_stage0_iter12_ignore_call5;
wire    ap_block_state32_pp1_stage0_iter13_ignore_call5;
wire    ap_block_state33_pp1_stage0_iter14_ignore_call5;
wire    ap_block_state34_pp1_stage0_iter15_ignore_call5;
wire    ap_block_state35_pp1_stage0_iter16_ignore_call5;
wire    ap_block_state36_pp1_stage0_iter17_ignore_call5;
wire    ap_block_state37_pp1_stage0_iter18_ignore_call5;
reg    ap_block_state38_pp1_stage0_iter19_ignore_call5;
reg    ap_block_pp1_stage0_11001_ignoreCallOp179;
reg   [32:0] ap_phi_mux_indvar_flatten_phi_fu_373_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] i_1_reg_404;
reg   [31:0] output_rows_count_reg_427;
reg   [31:0] read_rows_count_reg_439;
reg   [63:0] ap_phi_mux_j_1_phi_fu_458_p4;
wire   [0:0] ap_phi_mux_flag_write_phi_fu_483_p6;
wire   [0:0] ap_phi_reg_pp1_iter0_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter1_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter2_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter3_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter4_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter5_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter6_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter7_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter8_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter9_flag_write_reg_478;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter9_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter10_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter9_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter10_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter9_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter10_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter12_P0Buf_V_1_0_reg_529;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter9_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter10_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter12_P0Buf_V_0_0_reg_546;
reg    grp_xfUDivResize_fu_563_ap_start_reg;
wire   [63:0] zext_ln337_fu_708_p1;
wire   [63:0] zext_ln430_fu_1266_p1;
wire   [63:0] zext_ln431_fu_1285_p1;
reg   [23:0] read_pixel_fu_174;
reg   [16:0] nextYScale_V_fu_178;
reg   [16:0] ap_sig_allocacmp_nextYScale_V_2;
reg   [16:0] indexy_V_fu_182;
reg   [16:0] ap_sig_allocacmp_indexy_V_2;
reg    ap_block_pp1_stage0_01001;
wire  signed [31:0] tmp_fu_658_p1;
wire  signed [31:0] icmp_ln337_fu_677_p1;
wire   [0:0] icmp_ln337_fu_677_p2;
wire   [1:0] add_ln332_1_fu_690_p2;
wire  signed [31:0] trunc_ln300_fu_718_p0;
wire  signed [31:0] xnew_fu_722_p1;
wire  signed [31:0] sext_ln293_fu_780_p0;
wire   [0:0] icmp_ln354_fu_783_p2;
wire  signed [31:0] icmp_ln356_fu_793_p0;
wire  signed [31:0] icmp_ln356_fu_793_p1;
wire   [0:0] icmp_ln356_fu_793_p2;
wire  signed [31:0] loop_col_count_fu_797_p1;
wire  signed [31:0] loop_col_count_fu_797_p2;
wire  signed [31:0] tmp_V_fu_808_p0;
wire   [31:0] loop_col_count_fu_797_p3;
wire   [31:0] i_op_assign_fu_822_p2;
wire   [19:0] empty_fu_843_p1;
wire   [19:0] empty_83_fu_855_p1;
wire  signed [31:0] sext_ln382_fu_867_p0;
wire  signed [31:0] empty_84_fu_870_p0;
wire  signed [31:0] empty_84_fu_870_p1;
wire   [0:0] empty_84_fu_870_p2;
wire  signed [31:0] smax_fu_874_p1;
wire  signed [31:0] smax_fu_874_p2;
wire   [31:0] smax_fu_874_p3;
wire  signed [41:0] trunc_ln387_fu_905_p0;
wire  signed [41:0] conv_i_i255_i_fu_931_p0;
wire  signed [53:0] conv_i_i255_i_fu_931_p1;
wire   [21:0] trunc_ln387_fu_905_p1;
wire  signed [42:0] lhs_fu_945_p1;
wire   [42:0] ret_V_21_fu_949_p2;
wire   [16:0] ret_V_cast_fu_954_p4;
wire   [0:0] tmp_2_fu_972_p3;
wire   [41:0] spec_select98_fu_986_p3;
wire   [16:0] add_i_i_i_i_i286_i_fu_980_p2;
wire   [0:0] tmp_1_fu_964_p3;
wire   [16:0] select_ln850_fu_1022_p3;
wire   [31:0] zext_ln882_1_fu_1042_p1;
wire   [0:0] icmp_ln882_1_fu_1045_p2;
wire   [21:0] trunc_ln851_fu_1067_p1;
wire   [0:0] icmp_ln408_fu_1076_p2;
wire   [19:0] trunc_ln395_fu_1091_p1;
wire   [16:0] select_ln850_1_fu_1100_p3;
wire   [31:0] zext_ln870_1_fu_1115_p1;
wire   [0:0] icmp_ln870_3_fu_1129_p2;
wire  signed [41:0] sext_ln1495_fu_1139_p0;
wire  signed [53:0] sext_ln1495_fu_1139_p1;
wire   [0:0] tmp_5_fu_1148_p3;
wire   [41:0] select_ln257_fu_1156_p3;
wire   [41:0] indexx_pre_V_fu_1162_p3;
wire   [21:0] trunc_ln851_1_fu_1188_p1;
wire   [16:0] trunc_ln_fu_1170_p4;
wire   [0:0] icmp_ln851_2_fu_1192_p2;
wire   [16:0] ret_V_6_fu_1198_p2;
wire   [0:0] p_Result_1_fu_1180_p3;
wire   [16:0] select_ln850_2_fu_1204_p3;
wire   [23:0] rhs_2_fu_1233_p3;
wire   [31:0] idx_fu_1245_p1;
wire   [0:0] not_cmp_i_i173_fu_1251_p2;
wire   [11:0] empty_86_fu_1248_p1;
wire   [11:0] zext_ln428_fu_1256_p1;
wire   [23:0] ret_V_8_fu_1240_p2;
wire   [23:0] rhs_1_fu_1294_p3;
wire   [23:0] ret_V_fu_1301_p2;
wire   [23:0] p_Val2_s_fu_1330_p3;
wire   [23:0] p_Val2_4_fu_1323_p3;
wire   [7:0] B1_V_fu_1349_p1;
wire   [8:0] zext_ln215_1_fu_1357_p1;
wire   [8:0] zext_ln215_fu_1353_p1;
wire   [7:0] B0_V_fu_1341_p1;
wire   [7:0] A1_V_fu_1345_p1;
wire   [8:0] zext_ln215_3_fu_1371_p1;
wire   [8:0] zext_ln215_2_fu_1367_p1;
wire   [8:0] ret_19_fu_1361_p2;
wire   [8:0] ret_20_fu_1375_p2;
wire   [9:0] zext_ln215_4_fu_1381_p1;
wire   [9:0] zext_ln215_5_fu_1385_p1;
wire  signed [8:0] ret_8_fu_1395_p2;
wire   [7:0] B1_V_1_fu_1444_p4;
wire   [8:0] zext_ln215_7_fu_1458_p1;
wire   [8:0] zext_ln215_6_fu_1454_p1;
wire   [7:0] B0_V_1_fu_1424_p4;
wire   [7:0] A1_V_1_fu_1434_p4;
wire   [8:0] zext_ln215_9_fu_1472_p1;
wire   [8:0] zext_ln215_8_fu_1468_p1;
wire   [8:0] ret_21_fu_1462_p2;
wire   [8:0] ret_22_fu_1476_p2;
wire   [9:0] zext_ln215_10_fu_1482_p1;
wire   [9:0] zext_ln215_11_fu_1486_p1;
wire  signed [8:0] ret_12_fu_1496_p2;
wire   [7:0] B1_V_2_fu_1542_p4;
wire   [8:0] zext_ln215_13_fu_1556_p1;
wire   [8:0] zext_ln215_12_fu_1552_p1;
wire   [7:0] B0_V_2_fu_1522_p4;
wire   [7:0] A1_V_2_fu_1532_p4;
wire   [8:0] zext_ln215_15_fu_1570_p1;
wire   [8:0] zext_ln215_14_fu_1566_p1;
wire   [8:0] ret_23_fu_1560_p2;
wire   [8:0] ret_24_fu_1574_p2;
wire   [9:0] zext_ln215_16_fu_1580_p1;
wire   [9:0] zext_ln215_17_fu_1584_p1;
wire  signed [8:0] ret_17_fu_1594_p2;
wire   [23:0] grp_fu_2007_p2;
wire   [11:0] Wxy_V_fu_1622_p4;
wire  signed [20:0] grp_fu_2014_p2;
wire  signed [20:0] grp_fu_2021_p2;
wire  signed [20:0] grp_fu_2028_p2;
wire  signed [21:0] grp_fu_2035_p3;
wire  signed [21:0] grp_fu_2044_p3;
wire  signed [21:0] grp_fu_2053_p3;
wire   [17:0] P4_V_fu_1662_p3;
wire  signed [23:0] sext_ln1192_3_fu_1669_p1;
wire   [23:0] zext_ln1192_fu_1672_p1;
wire   [23:0] ret_V_10_fu_1676_p2;
wire   [9:0] trunc_ln851_2_fu_1700_p1;
wire   [7:0] trunc_ln831_1_fu_1682_p4;
wire   [0:0] icmp_ln851_3_fu_1704_p2;
wire   [7:0] ret_V_11_fu_1710_p2;
wire   [0:0] p_Result_6_fu_1692_p3;
wire   [7:0] select_ln850_3_fu_1716_p3;
wire   [17:0] P4_V_1_fu_1732_p3;
wire  signed [23:0] sext_ln1192_8_fu_1739_p1;
wire   [23:0] zext_ln1192_1_fu_1742_p1;
wire   [23:0] ret_V_14_fu_1746_p2;
wire   [9:0] trunc_ln851_3_fu_1770_p1;
wire   [7:0] trunc_ln831_2_fu_1752_p4;
wire   [0:0] icmp_ln851_4_fu_1774_p2;
wire   [7:0] ret_V_15_fu_1780_p2;
wire   [0:0] p_Result_7_fu_1762_p3;
wire   [7:0] select_ln850_4_fu_1786_p3;
wire   [17:0] P4_V_2_fu_1802_p3;
wire  signed [23:0] sext_ln1192_13_fu_1809_p1;
wire   [23:0] zext_ln1192_2_fu_1812_p1;
wire   [23:0] ret_V_18_fu_1816_p2;
wire   [9:0] trunc_ln851_4_fu_1840_p1;
wire   [7:0] trunc_ln831_3_fu_1822_p4;
wire   [0:0] icmp_ln851_5_fu_1844_p2;
wire   [7:0] ret_V_19_fu_1850_p2;
wire   [0:0] p_Result_8_fu_1832_p3;
wire   [7:0] select_ln850_5_fu_1856_p3;
wire   [31:0] zext_ln870_fu_1895_p1;
wire   [0:0] icmp_ln870_fu_1899_p2;
wire   [0:0] and_ln509_fu_1904_p2;
wire   [0:0] icmp_ln870_1_fu_1909_p2;
wire   [0:0] or_ln509_fu_1914_p2;
wire   [31:0] add_ln511_fu_1920_p2;
wire   [31:0] select_ln509_fu_1926_p3;
wire   [31:0] zext_ln882_fu_1941_p1;
wire   [31:0] read_rows_count_1_fu_1956_p2;
wire   [0:0] icmp_ln882_fu_1945_p2;
wire   [31:0] sel_tmp1_fu_1962_p3;
wire   [0:0] icmp_ln522_fu_1981_p2;
wire   [31:0] first_row_index_2_fu_1986_p3;
wire   [31:0] first_row_index_3_fu_1993_p3;
wire   [11:0] grp_fu_2007_p0;
wire   [11:0] grp_fu_2007_p1;
wire   [11:0] grp_fu_2014_p0;
wire   [11:0] grp_fu_2021_p0;
wire   [11:0] grp_fu_2028_p0;
wire   [11:0] grp_fu_2035_p0;
wire   [11:0] grp_fu_2044_p0;
wire   [11:0] grp_fu_2053_p0;
wire   [11:0] grp_fu_2062_p0;
wire   [11:0] grp_fu_2070_p0;
wire   [11:0] grp_fu_2078_p0;
reg    grp_fu_2007_ce;
reg    grp_fu_2014_ce;
reg    grp_fu_2021_ce;
reg    grp_fu_2028_ce;
reg    grp_fu_2035_ce;
reg    grp_fu_2044_ce;
reg    grp_fu_2053_ce;
reg    grp_fu_2062_ce;
reg    grp_fu_2070_ce;
reg    grp_fu_2078_ce;
reg   [19:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [23:0] grp_fu_2007_p00;
wire   [23:0] grp_fu_2007_p10;
reg    ap_condition_86;
reg    ap_condition_2449;
reg    ap_condition_2458;
reg    ap_condition_2456;
reg    ap_condition_2463;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 grp_xfUDivResize_fu_563_ap_start_reg = 1'b0;
end

pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_0_0 #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_0_0_address0),
    .ce0(line_buffer_V_0_0_ce0),
    .we0(line_buffer_V_0_0_we0),
    .d0(line_buffer_V_0_0_d0),
    .q0(line_buffer_V_0_0_q0),
    .address1(line_buffer_V_0_0_address1),
    .ce1(line_buffer_V_0_0_ce1),
    .q1(line_buffer_V_0_0_q1)
);

pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_0_0 #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_1_0_address0),
    .ce0(line_buffer_V_1_0_ce0),
    .we0(line_buffer_V_1_0_we0),
    .d0(line_buffer_V_1_0_d0),
    .q0(line_buffer_V_1_0_q0),
    .address1(line_buffer_V_1_0_address1),
    .ce1(line_buffer_V_1_0_ce1),
    .q1(line_buffer_V_1_0_q1)
);

pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_0_0 #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_2_0_address0),
    .ce0(line_buffer_V_2_0_ce0),
    .we0(line_buffer_V_2_0_we0),
    .d0(read_pixel_fu_174),
    .q0(line_buffer_V_2_0_q0),
    .address1(line_buffer_V_2_0_address1),
    .ce1(line_buffer_V_2_0_ce1),
    .q1(line_buffer_V_2_0_q1)
);

pp_pipeline_accel_xfUDivResize grp_xfUDivResize_fu_563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfUDivResize_fu_563_ap_start),
    .ap_done(grp_xfUDivResize_fu_563_ap_done),
    .ap_idle(grp_xfUDivResize_fu_563_ap_idle),
    .ap_ready(grp_xfUDivResize_fu_563_ap_ready),
    .in_n(grp_xfUDivResize_fu_563_in_n),
    .in_d(grp_xfUDivResize_fu_563_in_d),
    .ap_return(grp_xfUDivResize_fu_563_ap_return)
);

pp_pipeline_accel_scaleCompute_17_42_20_48_16_1_s grp_scaleCompute_17_42_20_48_16_1_s_fu_580(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .currindex(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex),
    .inscale(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale),
    .ap_return(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return),
    .ap_ce(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce)
);

pp_pipeline_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2007_p0),
    .din1(grp_fu_2007_p1),
    .ce(grp_fu_2007_ce),
    .dout(grp_fu_2007_p2)
);

pp_pipeline_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2014_p0),
    .din1(ret_8_fu_1395_p2),
    .ce(grp_fu_2014_ce),
    .dout(grp_fu_2014_p2)
);

pp_pipeline_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2021_p0),
    .din1(ret_12_fu_1496_p2),
    .ce(grp_fu_2021_ce),
    .dout(grp_fu_2021_p2)
);

pp_pipeline_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2028_p0),
    .din1(ret_17_fu_1594_p2),
    .ce(grp_fu_2028_ce),
    .dout(grp_fu_2028_p2)
);

pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2035_p0),
    .din1(ret_9_reg_2550),
    .din2(grp_fu_2014_p2),
    .ce(grp_fu_2035_ce),
    .dout(grp_fu_2035_p3)
);

pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2044_p0),
    .din1(ret_13_reg_2577),
    .din2(grp_fu_2021_p2),
    .ce(grp_fu_2044_ce),
    .dout(grp_fu_2044_p3)
);

pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2053_p0),
    .din1(ret_18_reg_2597),
    .din2(grp_fu_2028_p2),
    .ce(grp_fu_2053_ce),
    .dout(grp_fu_2053_p3)
);

pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2062_p0),
    .din1(ret_7_reg_2545_pp1_iter13_reg),
    .din2(grp_fu_2035_p3),
    .ce(grp_fu_2062_ce),
    .dout(grp_fu_2062_p3)
);

pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2070_p0),
    .din1(ret_reg_2572_pp1_iter13_reg),
    .din2(grp_fu_2044_p3),
    .ce(grp_fu_2070_ce),
    .dout(grp_fu_2070_p3)
);

pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2078_p0),
    .din1(ret_16_reg_2592_pp1_iter13_reg),
    .din2(grp_fu_2053_p3),
    .ce(grp_fu_2078_ce),
    .dout(grp_fu_2078_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state19)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end else if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_enable_reg_pp1_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfUDivResize_fu_563_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state6) & (grp_xfUDivResize_fu_563_ap_done == 1'b1)))) begin
            grp_xfUDivResize_fu_563_ap_start_reg <= 1'b1;
        end else if ((grp_xfUDivResize_fu_563_ap_ready == 1'b1)) begin
            grp_xfUDivResize_fu_563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_0_reg_546 <= reg_626;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_0_reg_546 <= reg_610;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_0_reg_546 <= reg_618;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512 <= reg_610;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512 <= reg_618;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512 <= reg_626;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_0_reg_529 <= line_buffer_V_0_0_q1;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_0_reg_529 <= line_buffer_V_1_0_q1;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_0_reg_529 <= line_buffer_V_2_0_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495 <= line_buffer_V_1_0_q1;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495 <= line_buffer_V_2_0_q1;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter10_reg == 1'd0) & (ap_enable_reg_pp1_iter11 == 1'b1) & (flag_write_reg_478_pp1_iter10_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495 <= line_buffer_V_0_0_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if ((((cmp89_reg_2305 == 1'd1) & (1'd0 == and_ln406_fu_1081_p2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1062_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp89_reg_2305 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1062_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        ap_phi_reg_pp1_iter1_flag_write_reg_478 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_flag_write_reg_478 <= ap_phi_reg_pp1_iter0_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_86)) begin
            ap_phi_reg_pp1_iter9_flag_write_reg_478 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter9_flag_write_reg_478 <= ap_phi_reg_pp1_iter8_flag_write_reg_478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        first_row_index_5_reg_415 <= first_row_index_4_fu_2000_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        first_row_index_5_reg_415 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        i_1_reg_404 <= i_2_reg_2291;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_1_reg_404 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_380 <= select_ln332_1_reg_2147;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_380 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indexy_V_fu_182 <= 17'd0;
    end else if (((cmp7515_reg_2247 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        indexy_V_fu_182 <= conv_i_i202_i_phi_reg_466;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_369 <= add_ln332_reg_2132;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_369 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_2385 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_1_reg_451 <= add_ln389_reg_2380;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j_1_reg_451 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_392 <= add_ln337_fu_713_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_392 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        nextYScale_V_fu_178 <= 17'd0;
    end else if (((cmp7515_reg_2247 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        nextYScale_V_fu_178 <= ret_V_22_reg_2364;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        output_rows_count_reg_427 <= output_rows_count_1_reg_2711;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_rows_count_reg_427 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        read_rows_count_reg_439 <= read_rows_count_2_reg_2727;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        read_rows_count_reg_439 <= 32'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter11_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter11_reg)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter11_reg) & (icmp_ln489_reg_2398_pp1_iter11_reg == 1'd1))))) begin
        A0_V_1_reg_2567 <= {{p_Val2_s_fu_1330_p3[15:8]}};
        A0_V_2_reg_2587 <= {{p_Val2_s_fu_1330_p3[23:16]}};
        A0_V_reg_2540 <= A0_V_fu_1337_p1;
        ret_13_reg_2577 <= ret_13_fu_1502_p2;
        ret_16_reg_2592 <= ret_16_fu_1588_p2;
        ret_18_reg_2597 <= ret_18_fu_1600_p2;
        ret_7_reg_2545 <= ret_7_fu_1389_p2;
        ret_9_reg_2550 <= ret_9_fu_1401_p2;
        ret_reg_2572 <= ret_fu_1490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        A0_V_1_reg_2567_pp1_iter13_reg <= A0_V_1_reg_2567;
        A0_V_1_reg_2567_pp1_iter14_reg <= A0_V_1_reg_2567_pp1_iter13_reg;
        A0_V_1_reg_2567_pp1_iter15_reg <= A0_V_1_reg_2567_pp1_iter14_reg;
        A0_V_1_reg_2567_pp1_iter16_reg <= A0_V_1_reg_2567_pp1_iter15_reg;
        A0_V_1_reg_2567_pp1_iter17_reg <= A0_V_1_reg_2567_pp1_iter16_reg;
        A0_V_2_reg_2587_pp1_iter13_reg <= A0_V_2_reg_2587;
        A0_V_2_reg_2587_pp1_iter14_reg <= A0_V_2_reg_2587_pp1_iter13_reg;
        A0_V_2_reg_2587_pp1_iter15_reg <= A0_V_2_reg_2587_pp1_iter14_reg;
        A0_V_2_reg_2587_pp1_iter16_reg <= A0_V_2_reg_2587_pp1_iter15_reg;
        A0_V_2_reg_2587_pp1_iter17_reg <= A0_V_2_reg_2587_pp1_iter16_reg;
        A0_V_reg_2540_pp1_iter13_reg <= A0_V_reg_2540;
        A0_V_reg_2540_pp1_iter14_reg <= A0_V_reg_2540_pp1_iter13_reg;
        A0_V_reg_2540_pp1_iter15_reg <= A0_V_reg_2540_pp1_iter14_reg;
        A0_V_reg_2540_pp1_iter16_reg <= A0_V_reg_2540_pp1_iter15_reg;
        A0_V_reg_2540_pp1_iter17_reg <= A0_V_reg_2540_pp1_iter16_reg;
        Wx_V_reg_2489_pp1_iter10_reg <= Wx_V_reg_2489;
        Wx_V_reg_2489_pp1_iter11_reg <= Wx_V_reg_2489_pp1_iter10_reg;
        Wx_V_reg_2489_pp1_iter12_reg <= Wx_V_reg_2489_pp1_iter11_reg;
        and_ln406_reg_2394_pp1_iter2_reg <= and_ln406_reg_2394_pp1_iter1_reg;
        and_ln406_reg_2394_pp1_iter3_reg <= and_ln406_reg_2394_pp1_iter2_reg;
        and_ln406_reg_2394_pp1_iter4_reg <= and_ln406_reg_2394_pp1_iter3_reg;
        and_ln406_reg_2394_pp1_iter5_reg <= and_ln406_reg_2394_pp1_iter4_reg;
        and_ln406_reg_2394_pp1_iter6_reg <= and_ln406_reg_2394_pp1_iter5_reg;
        and_ln406_reg_2394_pp1_iter7_reg <= and_ln406_reg_2394_pp1_iter6_reg;
        and_ln486_reg_2428_pp1_iter10_reg <= and_ln486_reg_2428_pp1_iter9_reg;
        and_ln486_reg_2428_pp1_iter11_reg <= and_ln486_reg_2428_pp1_iter10_reg;
        and_ln486_reg_2428_pp1_iter12_reg <= and_ln486_reg_2428_pp1_iter11_reg;
        and_ln486_reg_2428_pp1_iter13_reg <= and_ln486_reg_2428_pp1_iter12_reg;
        and_ln486_reg_2428_pp1_iter14_reg <= and_ln486_reg_2428_pp1_iter13_reg;
        and_ln486_reg_2428_pp1_iter15_reg <= and_ln486_reg_2428_pp1_iter14_reg;
        and_ln486_reg_2428_pp1_iter16_reg <= and_ln486_reg_2428_pp1_iter15_reg;
        and_ln486_reg_2428_pp1_iter17_reg <= and_ln486_reg_2428_pp1_iter16_reg;
        and_ln486_reg_2428_pp1_iter18_reg <= and_ln486_reg_2428_pp1_iter17_reg;
        and_ln486_reg_2428_pp1_iter2_reg <= and_ln486_reg_2428;
        and_ln486_reg_2428_pp1_iter3_reg <= and_ln486_reg_2428_pp1_iter2_reg;
        and_ln486_reg_2428_pp1_iter4_reg <= and_ln486_reg_2428_pp1_iter3_reg;
        and_ln486_reg_2428_pp1_iter5_reg <= and_ln486_reg_2428_pp1_iter4_reg;
        and_ln486_reg_2428_pp1_iter6_reg <= and_ln486_reg_2428_pp1_iter5_reg;
        and_ln486_reg_2428_pp1_iter7_reg <= and_ln486_reg_2428_pp1_iter6_reg;
        and_ln486_reg_2428_pp1_iter8_reg <= and_ln486_reg_2428_pp1_iter7_reg;
        and_ln486_reg_2428_pp1_iter9_reg <= and_ln486_reg_2428_pp1_iter8_reg;
        and_ln487_reg_2424_pp1_iter10_reg <= and_ln487_reg_2424_pp1_iter9_reg;
        and_ln487_reg_2424_pp1_iter11_reg <= and_ln487_reg_2424_pp1_iter10_reg;
        and_ln487_reg_2424_pp1_iter12_reg <= and_ln487_reg_2424_pp1_iter11_reg;
        and_ln487_reg_2424_pp1_iter13_reg <= and_ln487_reg_2424_pp1_iter12_reg;
        and_ln487_reg_2424_pp1_iter14_reg <= and_ln487_reg_2424_pp1_iter13_reg;
        and_ln487_reg_2424_pp1_iter15_reg <= and_ln487_reg_2424_pp1_iter14_reg;
        and_ln487_reg_2424_pp1_iter16_reg <= and_ln487_reg_2424_pp1_iter15_reg;
        and_ln487_reg_2424_pp1_iter17_reg <= and_ln487_reg_2424_pp1_iter16_reg;
        and_ln487_reg_2424_pp1_iter18_reg <= and_ln487_reg_2424_pp1_iter17_reg;
        and_ln487_reg_2424_pp1_iter2_reg <= and_ln487_reg_2424;
        and_ln487_reg_2424_pp1_iter3_reg <= and_ln487_reg_2424_pp1_iter2_reg;
        and_ln487_reg_2424_pp1_iter4_reg <= and_ln487_reg_2424_pp1_iter3_reg;
        and_ln487_reg_2424_pp1_iter5_reg <= and_ln487_reg_2424_pp1_iter4_reg;
        and_ln487_reg_2424_pp1_iter6_reg <= and_ln487_reg_2424_pp1_iter5_reg;
        and_ln487_reg_2424_pp1_iter7_reg <= and_ln487_reg_2424_pp1_iter6_reg;
        and_ln487_reg_2424_pp1_iter8_reg <= and_ln487_reg_2424_pp1_iter7_reg;
        and_ln487_reg_2424_pp1_iter9_reg <= and_ln487_reg_2424_pp1_iter8_reg;
        flag_write_reg_478_pp1_iter10_reg <= flag_write_reg_478;
        icmp_ln389_reg_2385_pp1_iter10_reg <= icmp_ln389_reg_2385_pp1_iter9_reg;
        icmp_ln389_reg_2385_pp1_iter11_reg <= icmp_ln389_reg_2385_pp1_iter10_reg;
        icmp_ln389_reg_2385_pp1_iter12_reg <= icmp_ln389_reg_2385_pp1_iter11_reg;
        icmp_ln389_reg_2385_pp1_iter13_reg <= icmp_ln389_reg_2385_pp1_iter12_reg;
        icmp_ln389_reg_2385_pp1_iter14_reg <= icmp_ln389_reg_2385_pp1_iter13_reg;
        icmp_ln389_reg_2385_pp1_iter15_reg <= icmp_ln389_reg_2385_pp1_iter14_reg;
        icmp_ln389_reg_2385_pp1_iter16_reg <= icmp_ln389_reg_2385_pp1_iter15_reg;
        icmp_ln389_reg_2385_pp1_iter17_reg <= icmp_ln389_reg_2385_pp1_iter16_reg;
        icmp_ln389_reg_2385_pp1_iter18_reg <= icmp_ln389_reg_2385_pp1_iter17_reg;
        icmp_ln389_reg_2385_pp1_iter2_reg <= icmp_ln389_reg_2385_pp1_iter1_reg;
        icmp_ln389_reg_2385_pp1_iter3_reg <= icmp_ln389_reg_2385_pp1_iter2_reg;
        icmp_ln389_reg_2385_pp1_iter4_reg <= icmp_ln389_reg_2385_pp1_iter3_reg;
        icmp_ln389_reg_2385_pp1_iter5_reg <= icmp_ln389_reg_2385_pp1_iter4_reg;
        icmp_ln389_reg_2385_pp1_iter6_reg <= icmp_ln389_reg_2385_pp1_iter5_reg;
        icmp_ln389_reg_2385_pp1_iter7_reg <= icmp_ln389_reg_2385_pp1_iter6_reg;
        icmp_ln389_reg_2385_pp1_iter8_reg <= icmp_ln389_reg_2385_pp1_iter7_reg;
        icmp_ln389_reg_2385_pp1_iter9_reg <= icmp_ln389_reg_2385_pp1_iter8_reg;
        icmp_ln489_reg_2398_pp1_iter10_reg <= icmp_ln489_reg_2398_pp1_iter9_reg;
        icmp_ln489_reg_2398_pp1_iter11_reg <= icmp_ln489_reg_2398_pp1_iter10_reg;
        icmp_ln489_reg_2398_pp1_iter12_reg <= icmp_ln489_reg_2398_pp1_iter11_reg;
        icmp_ln489_reg_2398_pp1_iter13_reg <= icmp_ln489_reg_2398_pp1_iter12_reg;
        icmp_ln489_reg_2398_pp1_iter14_reg <= icmp_ln489_reg_2398_pp1_iter13_reg;
        icmp_ln489_reg_2398_pp1_iter15_reg <= icmp_ln489_reg_2398_pp1_iter14_reg;
        icmp_ln489_reg_2398_pp1_iter16_reg <= icmp_ln489_reg_2398_pp1_iter15_reg;
        icmp_ln489_reg_2398_pp1_iter17_reg <= icmp_ln489_reg_2398_pp1_iter16_reg;
        icmp_ln489_reg_2398_pp1_iter18_reg <= icmp_ln489_reg_2398_pp1_iter17_reg;
        icmp_ln489_reg_2398_pp1_iter2_reg <= icmp_ln489_reg_2398_pp1_iter1_reg;
        icmp_ln489_reg_2398_pp1_iter3_reg <= icmp_ln489_reg_2398_pp1_iter2_reg;
        icmp_ln489_reg_2398_pp1_iter4_reg <= icmp_ln489_reg_2398_pp1_iter3_reg;
        icmp_ln489_reg_2398_pp1_iter5_reg <= icmp_ln489_reg_2398_pp1_iter4_reg;
        icmp_ln489_reg_2398_pp1_iter6_reg <= icmp_ln489_reg_2398_pp1_iter5_reg;
        icmp_ln489_reg_2398_pp1_iter7_reg <= icmp_ln489_reg_2398_pp1_iter6_reg;
        icmp_ln489_reg_2398_pp1_iter8_reg <= icmp_ln489_reg_2398_pp1_iter7_reg;
        icmp_ln489_reg_2398_pp1_iter9_reg <= icmp_ln489_reg_2398_pp1_iter8_reg;
        icmp_ln870_2_reg_2418_pp1_iter10_reg <= icmp_ln870_2_reg_2418_pp1_iter9_reg;
        icmp_ln870_2_reg_2418_pp1_iter11_reg <= icmp_ln870_2_reg_2418_pp1_iter10_reg;
        icmp_ln870_2_reg_2418_pp1_iter2_reg <= icmp_ln870_2_reg_2418;
        icmp_ln870_2_reg_2418_pp1_iter3_reg <= icmp_ln870_2_reg_2418_pp1_iter2_reg;
        icmp_ln870_2_reg_2418_pp1_iter4_reg <= icmp_ln870_2_reg_2418_pp1_iter3_reg;
        icmp_ln870_2_reg_2418_pp1_iter5_reg <= icmp_ln870_2_reg_2418_pp1_iter4_reg;
        icmp_ln870_2_reg_2418_pp1_iter6_reg <= icmp_ln870_2_reg_2418_pp1_iter5_reg;
        icmp_ln870_2_reg_2418_pp1_iter7_reg <= icmp_ln870_2_reg_2418_pp1_iter6_reg;
        icmp_ln870_2_reg_2418_pp1_iter8_reg <= icmp_ln870_2_reg_2418_pp1_iter7_reg;
        icmp_ln870_2_reg_2418_pp1_iter9_reg <= icmp_ln870_2_reg_2418_pp1_iter8_reg;
        j_1_reg_451_pp1_iter2_reg <= j_1_reg_451_pp1_iter1_reg;
        j_1_reg_451_pp1_iter3_reg <= j_1_reg_451_pp1_iter2_reg;
        j_1_reg_451_pp1_iter4_reg <= j_1_reg_451_pp1_iter3_reg;
        j_1_reg_451_pp1_iter5_reg <= j_1_reg_451_pp1_iter4_reg;
        j_1_reg_451_pp1_iter6_reg <= j_1_reg_451_pp1_iter5_reg;
        j_1_reg_451_pp1_iter7_reg <= j_1_reg_451_pp1_iter6_reg;
        j_1_reg_451_pp1_iter8_reg <= j_1_reg_451_pp1_iter7_reg;
        ret_16_reg_2592_pp1_iter13_reg <= ret_16_reg_2592;
        ret_7_reg_2545_pp1_iter13_reg <= ret_7_reg_2545;
        ret_V_23_reg_2408_pp1_iter10_reg <= ret_V_23_reg_2408_pp1_iter9_reg;
        ret_V_23_reg_2408_pp1_iter11_reg <= ret_V_23_reg_2408_pp1_iter10_reg;
        ret_V_23_reg_2408_pp1_iter12_reg <= ret_V_23_reg_2408_pp1_iter11_reg;
        ret_V_23_reg_2408_pp1_iter13_reg <= ret_V_23_reg_2408_pp1_iter12_reg;
        ret_V_23_reg_2408_pp1_iter14_reg <= ret_V_23_reg_2408_pp1_iter13_reg;
        ret_V_23_reg_2408_pp1_iter15_reg <= ret_V_23_reg_2408_pp1_iter14_reg;
        ret_V_23_reg_2408_pp1_iter16_reg <= ret_V_23_reg_2408_pp1_iter15_reg;
        ret_V_23_reg_2408_pp1_iter17_reg <= ret_V_23_reg_2408_pp1_iter16_reg;
        ret_V_23_reg_2408_pp1_iter18_reg <= ret_V_23_reg_2408_pp1_iter17_reg;
        ret_V_23_reg_2408_pp1_iter2_reg <= ret_V_23_reg_2408;
        ret_V_23_reg_2408_pp1_iter3_reg <= ret_V_23_reg_2408_pp1_iter2_reg;
        ret_V_23_reg_2408_pp1_iter4_reg <= ret_V_23_reg_2408_pp1_iter3_reg;
        ret_V_23_reg_2408_pp1_iter5_reg <= ret_V_23_reg_2408_pp1_iter4_reg;
        ret_V_23_reg_2408_pp1_iter6_reg <= ret_V_23_reg_2408_pp1_iter5_reg;
        ret_V_23_reg_2408_pp1_iter7_reg <= ret_V_23_reg_2408_pp1_iter6_reg;
        ret_V_23_reg_2408_pp1_iter8_reg <= ret_V_23_reg_2408_pp1_iter7_reg;
        ret_V_23_reg_2408_pp1_iter9_reg <= ret_V_23_reg_2408_pp1_iter8_reg;
        ret_reg_2572_pp1_iter13_reg <= ret_reg_2572;
        trunc_ln728_reg_2413_pp1_iter10_reg <= trunc_ln728_reg_2413_pp1_iter9_reg;
        trunc_ln728_reg_2413_pp1_iter2_reg <= trunc_ln728_reg_2413;
        trunc_ln728_reg_2413_pp1_iter3_reg <= trunc_ln728_reg_2413_pp1_iter2_reg;
        trunc_ln728_reg_2413_pp1_iter4_reg <= trunc_ln728_reg_2413_pp1_iter3_reg;
        trunc_ln728_reg_2413_pp1_iter5_reg <= trunc_ln728_reg_2413_pp1_iter4_reg;
        trunc_ln728_reg_2413_pp1_iter6_reg <= trunc_ln728_reg_2413_pp1_iter5_reg;
        trunc_ln728_reg_2413_pp1_iter7_reg <= trunc_ln728_reg_2413_pp1_iter6_reg;
        trunc_ln728_reg_2413_pp1_iter8_reg <= trunc_ln728_reg_2413_pp1_iter7_reg;
        trunc_ln728_reg_2413_pp1_iter9_reg <= trunc_ln728_reg_2413_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter8_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter8_reg)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter8_reg) & (icmp_ln489_reg_2398_pp1_iter8_reg == 1'd1))))) begin
        Wx_V_reg_2489 <= {{ret_V_8_fu_1240_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter10_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter10_reg)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter10_reg) & (icmp_ln489_reg_2398_pp1_iter10_reg == 1'd1))))) begin
        Wy_V_reg_2525 <= {{ret_V_fu_1301_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_s_reg_2354 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_i_i_i_i_i199_i_reg_2370 <= add_i_i_i_i_i199_i_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln332_reg_2132 <= add_ln332_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln389_reg_2380 <= add_ln389_fu_1056_p2;
        ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp89_reg_2305 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln406_reg_2394 <= and_ln406_fu_1081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln406_reg_2394_pp1_iter1_reg <= and_ln406_reg_2394;
        icmp_ln389_reg_2385 <= icmp_ln389_fu_1062_p2;
        icmp_ln389_reg_2385_pp1_iter1_reg <= icmp_ln389_reg_2385;
        icmp_ln489_reg_2398_pp1_iter1_reg <= icmp_ln489_reg_2398;
        j_1_reg_451_pp1_iter1_reg <= j_1_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_2300 == 1'd0) & (1'd0 == and_ln487_fu_1124_p2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln486_reg_2428 <= and_ln486_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_2300 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln487_reg_2424 <= and_ln487_fu_1124_p2;
        icmp_ln870_2_reg_2418 <= icmp_ln870_2_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        and_ln882_reg_2722 <= and_ln882_fu_1968_p2;
        output_rows_count_1_reg_2711 <= output_rows_count_1_fu_1934_p3;
        read_rows_count_2_reg_2727 <= read_rows_count_2_fu_1973_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter10_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter9_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter10_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter9_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter10_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter9_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter10_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter9_P0Buf_V_1_4_reg_495;
        flag_write_reg_478 <= ap_phi_reg_pp1_iter9_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter10_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter11_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter10_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter11_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter10_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter11_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter10_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter2_flag_write_reg_478 <= ap_phi_reg_pp1_iter1_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter3_flag_write_reg_478 <= ap_phi_reg_pp1_iter2_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter4_flag_write_reg_478 <= ap_phi_reg_pp1_iter3_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter5_flag_write_reg_478 <= ap_phi_reg_pp1_iter4_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter6_flag_write_reg_478 <= ap_phi_reg_pp1_iter5_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter7_flag_write_reg_478 <= ap_phi_reg_pp1_iter6_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter8_flag_write_reg_478 <= ap_phi_reg_pp1_iter7_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter9_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter9_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter9_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter9_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        cmp277_reg_2320 <= cmp277_fu_920_p2;
        cmp89_reg_2305 <= cmp89_fu_909_p2;
        op2_assign_1_reg_2326 <= op2_assign_1_fu_925_p2;
        op2_assign_reg_2312 <= op2_assign_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        cmp7515_reg_2247 <= cmp7515_fu_813_p2;
        indexx_pre_V_1_reg_2266[41 : 22] <= indexx_pre_V_1_fu_847_p3[41 : 22];
        loop_row_count_reg_2232 <= loop_row_count_fu_787_p3;
        rhs_cast_reg_2251[37 : 0] <= rhs_cast_fu_819_p1[37 : 0];
        sext_ln293_reg_2227 <= sext_ln293_fu_780_p1;
        sext_ln382_reg_2276 <= sext_ln382_fu_867_p1;
        shl_i_i_i216_i_reg_2271[41 : 22] <= shl_i_i_i216_i_fu_859_p3[41 : 22];
        shl_i_i_i_i233_i_reg_2256[53 : 22] <= shl_i_i_i_i233_i_fu_827_p3[53 : 22];
        shl_i_i_i_i_i_reg_2261[53 : 22] <= shl_i_i_i_i_i_fu_835_p3[53 : 22];
        smax_cast_reg_2281 <= smax_cast_fu_880_p1;
        sub272_reg_2237 <= sub272_fu_803_p2;
        sub_ln851_reg_2286 <= sub_ln851_fu_884_p2;
        tmp_V_reg_2242 <= tmp_V_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp7515_reg_2247 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        cmp_i_i235_i_reg_2332 <= cmp_i_i235_i_fu_935_p2;
        icmp_ln851_reg_2337 <= icmp_ln851_fu_940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter18_reg == 1'd0))) begin
        conv_i_i202_i_phi_reg_466 <= ret_V_23_reg_2408_pp1_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_i_i_i322_i_cast_reg_2217 <= {{grp_xfUDivResize_fu_563_ap_return[31:10]}};
        rhs_reg_2222 <= {{grp_xfUDivResize_fu_563_ap_return[47:10]}};
        trunc_ln703_1_reg_2212 <= trunc_ln703_1_fu_756_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_85_reg_2359 <= empty_85_fu_1018_p1;
        indexy_pre_V_reg_2342 <= indexy_pre_V_fu_992_p3;
        p_Result_s_reg_2354 <= indexy_pre_V_fu_992_p3[32'd41];
        ret_V_22_reg_2364 <= ret_V_22_fu_1029_p3;
        ret_V_5_cast_reg_2347 <= {{indexy_pre_V_fu_992_p3[38:22]}};
    end
end

always @ (posedge ap_clk) begin
    if (((cmp89_reg_2305 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        first_row_index_reg_2716 <= first_row_index_fu_1950_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_2_reg_2291 <= i_2_fu_889_p2;
        icmp_ln382_reg_2296 <= icmp_ln382_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter6_reg == 1'd0))) begin
        icmp_ln1494_reg_2432 <= icmp_ln1494_fu_1143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln332_reg_2137 <= icmp_ln332_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_2300 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln489_reg_2398 <= icmp_ln489_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1062_p2 == 1'd0) & (p_Result_s_reg_2354 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln851_1_reg_2389 <= icmp_ln851_1_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0))) begin
        idx_nxt_reg_2454 <= idx_nxt_fu_1260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln406_reg_2394_pp1_iter7_reg) & (cmp89_reg_2305 == 1'd1) & (icmp_ln389_reg_2385_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        read_pixel_fu_174 <= rgb_mat_468_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
        reg_606 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        reg_610 <= line_buffer_V_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        reg_618 <= line_buffer_V_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        reg_626 <= line_buffer_V_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_2385 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ret_V_23_reg_2408 <= ret_V_23_fu_1105_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_2385_pp1_iter7_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ret_V_24_reg_2437 <= ret_V_24_fu_1212_p3;
        trunc_ln703_2_reg_2449 <= trunc_ln703_2_fu_1224_p1;
        trunc_ln728_1_reg_2444 <= trunc_ln728_1_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter16_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter16_reg)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter16_reg) & (icmp_ln489_reg_2398_pp1_iter16_reg == 1'd1))))) begin
        ret_V_25_reg_2681 <= grp_fu_2062_p3;
        ret_V_27_reg_2686 <= grp_fu_2070_p3;
        ret_V_29_reg_2691 <= grp_fu_2078_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter17_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter17_reg)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter17_reg) & (icmp_ln489_reg_2398_pp1_iter17_reg == 1'd1))))) begin
        ret_V_26_reg_2696 <= ret_V_26_fu_1724_p3;
        ret_V_28_reg_2701 <= ret_V_28_fu_1794_p3;
        ret_V_30_reg_2706 <= ret_V_30_fu_1864_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        scalex_V_reg_2202 <= scalex_V_fu_744_p1;
        trunc_ln301_reg_2197 <= trunc_ln301_fu_740_p1;
        ynew_reg_2207[63 : 32] <= ynew_fu_748_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln332_1_reg_2147 <= select_ln332_1_fu_696_p3;
        tmp_V_7_reg_2156 <= rgb_mat_468_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln332_reg_2141 <= select_ln332_fu_682_p3;
        trunc_ln332_reg_2152 <= trunc_ln332_fu_704_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln382_reg_2296 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        slt_reg_2300 <= slt_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_2127[32 : 1] <= tmp_fu_658_p3[32 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln300_reg_2187 <= trunc_ln300_fu_718_p1;
        xnew_reg_2192[63 : 32] <= xnew_fu_722_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_2385 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln728_reg_2413 <= trunc_ln728_fu_1111_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        xor_ln882_reg_2375 <= xor_ln882_fu_1050_p2;
    end
end

always @ (*) begin
    if ((icmp_ln332_fu_672_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln389_fu_1062_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln382_reg_2296 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_373_p4 = add_ln332_reg_2132;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_373_p4 = indvar_flatten_reg_369;
    end
end

always @ (*) begin
    if (((icmp_ln389_reg_2385 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j_1_phi_fu_458_p4 = add_ln389_reg_2380;
    end else begin
        ap_phi_mux_j_1_phi_fu_458_p4 = j_1_reg_451;
    end
end

always @ (*) begin
    if (((icmp_ln382_reg_2296 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((cmp7515_reg_2247 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_sig_allocacmp_indexy_V_2 = conv_i_i202_i_phi_reg_466;
    end else begin
        ap_sig_allocacmp_indexy_V_2 = indexy_V_fu_182;
    end
end

always @ (*) begin
    if (((cmp7515_reg_2247 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        ap_sig_allocacmp_nextYScale_V_2 = ret_V_22_reg_2364;
    end else begin
        ap_sig_allocacmp_nextYScale_V_2 = nextYScale_V_fu_178;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2007_ce = 1'b1;
    end else begin
        grp_fu_2007_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2014_ce = 1'b1;
    end else begin
        grp_fu_2014_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2021_ce = 1'b1;
    end else begin
        grp_fu_2021_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2028_ce = 1'b1;
    end else begin
        grp_fu_2028_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2035_ce = 1'b1;
    end else begin
        grp_fu_2035_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2044_ce = 1'b1;
    end else begin
        grp_fu_2044_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2053_ce = 1'b1;
    end else begin
        grp_fu_2053_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2062_ce = 1'b1;
    end else begin
        grp_fu_2062_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2070_ce = 1'b1;
    end else begin
        grp_fu_2070_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2078_ce = 1'b1;
    end else begin
        grp_fu_2078_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp179) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce = 1'b1;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln389_reg_2385 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = zext_ln395_fu_1095_p1;
    end else if (((icmp_ln382_reg_2296 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = output_rows_count_reg_427;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln389_reg_2385 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = scalex_V_reg_2202;
    end else if (((icmp_ln382_reg_2296 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = trunc_ln703_1_reg_2212;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xfUDivResize_fu_563_in_d = trunc_ln301_reg_2197;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xfUDivResize_fu_563_in_d = trunc_ln300_reg_2187;
    end else begin
        grp_xfUDivResize_fu_563_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xfUDivResize_fu_563_in_n = ynew_reg_2207;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xfUDivResize_fu_563_in_n = xnew_reg_2192;
    end else begin
        grp_xfUDivResize_fu_563_in_n = 'bx;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0))) begin
        line_buffer_V_0_0_address0 = line_buffer_V_0_0_addr_1_gep_fu_301_p3;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln870_2_reg_2418_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
        line_buffer_V_0_0_address0 = zext_ln430_fu_1266_p1;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1))) begin
        line_buffer_V_0_0_address0 = j_1_reg_451_pp1_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_0_address0 = zext_ln337_fu_708_p1;
    end else begin
        line_buffer_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2449)) begin
        if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_0_0_address1 = line_buffer_V_0_0_addr_2_gep_fu_362_p3;
        end else if (((icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
            line_buffer_V_0_0_address1 = zext_ln431_fu_1285_p1;
        end else begin
            line_buffer_V_0_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1)))) begin
        line_buffer_V_0_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        line_buffer_V_0_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1))) begin
        line_buffer_V_0_0_d0 = read_pixel_fu_174;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_0_d0 = tmp_V_7_reg_2156;
    end else begin
        line_buffer_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln332_reg_2152 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1)))) begin
        line_buffer_V_0_0_we0 = 1'b1;
    end else begin
        line_buffer_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1))) begin
        line_buffer_V_1_0_address0 = j_1_reg_451_pp1_iter8_reg;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
        line_buffer_V_1_0_address0 = line_buffer_V_1_0_addr_1_gep_fu_280_p3;
    end else if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln870_2_reg_2418_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
        line_buffer_V_1_0_address0 = zext_ln430_fu_1266_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_0_address0 = zext_ln337_fu_708_p1;
    end else begin
        line_buffer_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2449)) begin
        if ((first_row_index_5_reg_415 == 32'd0)) begin
            line_buffer_V_1_0_address1 = line_buffer_V_1_0_addr_2_gep_fu_348_p3;
        end else if (((icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_1_0_address1 = zext_ln431_fu_1285_p1;
        end else begin
            line_buffer_V_1_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)))) begin
        line_buffer_V_1_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        line_buffer_V_1_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1))) begin
        line_buffer_V_1_0_d0 = read_pixel_fu_174;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_0_d0 = tmp_V_7_reg_2156;
    end else begin
        line_buffer_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln332_reg_2152 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1)))) begin
        line_buffer_V_1_0_we0 = 1'b1;
    end else begin
        line_buffer_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2456)) begin
        if ((1'b1 == ap_condition_2458)) begin
            line_buffer_V_2_0_address0 = line_buffer_V_2_0_addr_gep_fu_294_p3;
        end else if (((first_row_index_5_reg_415 == 32'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1))) begin
            line_buffer_V_2_0_address0 = j_1_reg_451_pp1_iter8_reg;
        end else if ((first_row_index_5_reg_415 == 32'd1)) begin
            line_buffer_V_2_0_address0 = zext_ln430_fu_1266_p1;
        end else begin
            line_buffer_V_2_0_address0 = 'bx;
        end
    end else begin
        line_buffer_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2449)) begin
        if ((1'b1 == ap_condition_2463)) begin
            line_buffer_V_2_0_address1 = line_buffer_V_2_0_addr_1_gep_fu_355_p3;
        end else if ((first_row_index_5_reg_415 == 32'd1)) begin
            line_buffer_V_2_0_address1 = zext_ln431_fu_1285_p1;
        end else begin
            line_buffer_V_2_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter8_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1)) | ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)))) begin
        line_buffer_V_2_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1)))) begin
        line_buffer_V_2_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1))) begin
        line_buffer_V_2_0_we0 = 1'b1;
    end else begin
        line_buffer_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter18_reg) & (icmp_ln489_reg_2398_pp1_iter18_reg == 1'd1)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter18_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter18_reg))))) begin
        resize_out_mat_469_blk_n = resize_out_mat_469_full_n;
    end else begin
        resize_out_mat_469_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op442_write_state38 == 1'b1))) begin
        resize_out_mat_469_write = 1'b1;
    end else begin
        resize_out_mat_469_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln406_reg_2394_pp1_iter7_reg) & (cmp89_reg_2305 == 1'd1) & (icmp_ln389_reg_2385_pp1_iter7_reg == 1'd0) & (ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rgb_mat_468_blk_n = rgb_mat_468_empty_n;
    end else begin
        rgb_mat_468_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter8 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op213_read_state27 == 1'b1)) | ((icmp_ln332_reg_2137 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        rgb_mat_468_read = 1'b1;
    end else begin
        rgb_mat_468_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln332_fu_672_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln332_fu_672_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xfUDivResize_fu_563_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_xfUDivResize_fu_563_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln382_reg_2296 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((cmp7515_reg_2247 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln389_fu_1062_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln389_fu_1062_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A0_V_1_fu_1414_p4 = {{p_Val2_s_fu_1330_p3[15:8]}};

assign A0_V_2_fu_1512_p4 = {{p_Val2_s_fu_1330_p3[23:16]}};

assign A0_V_fu_1337_p1 = p_Val2_s_fu_1330_p3[7:0];

assign A1_V_1_fu_1434_p4 = {{p_Val2_4_fu_1323_p3[15:8]}};

assign A1_V_2_fu_1532_p4 = {{p_Val2_4_fu_1323_p3[23:16]}};

assign A1_V_fu_1345_p1 = p_Val2_4_fu_1323_p3[7:0];

assign B0_V_1_fu_1424_p4 = {{ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512[15:8]}};

assign B0_V_2_fu_1522_p4 = {{ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512[23:16]}};

assign B0_V_fu_1341_p1 = ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512[7:0];

assign B1_V_1_fu_1444_p4 = {{ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495[15:8]}};

assign B1_V_2_fu_1542_p4 = {{ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495[23:16]}};

assign B1_V_fu_1349_p1 = ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495[7:0];

assign P4_V_1_fu_1732_p3 = {{A0_V_1_reg_2567_pp1_iter17_reg}, {10'd0}};

assign P4_V_2_fu_1802_p3 = {{A0_V_2_reg_2587_pp1_iter17_reg}, {10'd0}};

assign P4_V_fu_1662_p3 = {{A0_V_reg_2540_pp1_iter17_reg}, {10'd0}};

assign Wxy_V_fu_1622_p4 = {{grp_fu_2007_p2[21:10]}};

assign Wy_V_fu_1306_p4 = {{ret_V_fu_1301_p2[23:12]}};

assign add_i_i_i_i_i199_i_fu_1037_p2 = (ret_V_5_cast_reg_2347 + 17'd1);

assign add_i_i_i_i_i286_i_fu_980_p2 = (ret_V_cast_fu_954_p4 + 17'd1);

assign add_ln332_1_fu_690_p2 = (i_reg_380 + 2'd1);

assign add_ln332_fu_666_p2 = (ap_phi_mux_indvar_flatten_phi_fu_373_p4 + 33'd1);

assign add_ln337_fu_713_p2 = (select_ln332_reg_2141 + 32'd1);

assign add_ln389_fu_1056_p2 = (ap_phi_mux_j_1_phi_fu_458_p4 + 64'd1);

assign add_ln511_fu_1920_p2 = (output_rows_count_reg_427 + 32'd1);

assign and_ln406_fu_1081_p2 = (xor_ln882_reg_2375 & icmp_ln408_fu_1076_p2);

assign and_ln486_fu_1134_p2 = (icmp_ln870_3_fu_1129_p2 & icmp_ln489_reg_2398);

assign and_ln487_fu_1124_p2 = (icmp_ln870_2_fu_1119_p2 & cmp277_reg_2320);

assign and_ln509_fu_1904_p2 = (icmp_ln870_fu_1899_p2 & cmp277_reg_2320);

assign and_ln882_fu_1968_p2 = (icmp_ln882_fu_1945_p2 & cmp89_reg_2305);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln332_reg_2137 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (rgb_mat_468_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln332_reg_2137 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (rgb_mat_468_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter19 == 1'b1) & (resize_out_mat_469_full_n == 1'b0) & (ap_predicate_op442_write_state38 == 1'b1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (rgb_mat_468_empty_n == 1'b0) & (ap_predicate_op213_read_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter19 == 1'b1) & (resize_out_mat_469_full_n == 1'b0) & (ap_predicate_op442_write_state38 == 1'b1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (rgb_mat_468_empty_n == 1'b0) & (ap_predicate_op213_read_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp179 = (((ap_enable_reg_pp1_iter19 == 1'b1) & (resize_out_mat_469_full_n == 1'b0) & (ap_predicate_op442_write_state38 == 1'b1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (rgb_mat_468_empty_n == 1'b0) & (ap_predicate_op213_read_state27 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter19 == 1'b1) & (resize_out_mat_469_full_n == 1'b0) & (ap_predicate_op442_write_state38 == 1'b1)) | ((ap_enable_reg_pp1_iter8 == 1'b1) & (rgb_mat_468_empty_n == 1'b0) & (ap_predicate_op213_read_state27 == 1'b1)));
end

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp1_stage0_iter8 = ((rgb_mat_468_empty_n == 1'b0) & (ap_predicate_op213_read_state27 == 1'b1));
end

always @ (*) begin
    ap_block_state27_pp1_stage0_iter8_ignore_call5 = ((rgb_mat_468_empty_n == 1'b0) & (ap_predicate_op213_read_state27 == 1'b1));
end

assign ap_block_state28_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter14_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter15_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter16_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter17_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter18_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state38_pp1_stage0_iter19 = ((resize_out_mat_469_full_n == 1'b0) & (ap_predicate_op442_write_state38 == 1'b1));
end

always @ (*) begin
    ap_block_state38_pp1_stage0_iter19_ignore_call5 = ((resize_out_mat_469_full_n == 1'b0) & (ap_predicate_op442_write_state38 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((icmp_ln332_reg_2137 == 1'd0) & (rgb_mat_468_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2449 = ((1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter9_reg == 1'd0) & (ap_enable_reg_pp1_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_2456 = ((ap_enable_reg_pp1_iter9 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2385_pp1_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2458 = (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (icmp_ln870_2_reg_2418_pp1_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2463 = (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (icmp_ln870_2_reg_2418_pp1_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_86 = ((1'd1 == and_ln406_reg_2394_pp1_iter7_reg) & (cmp89_reg_2305 == 1'd1) & (icmp_ln389_reg_2385_pp1_iter7_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_flag_write_phi_fu_483_p6 = ap_phi_reg_pp1_iter9_flag_write_reg_478;

assign ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_546 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_512 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_529 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_495 = 'bx;

assign ap_phi_reg_pp1_iter0_flag_write_reg_478 = 'bx;

always @ (*) begin
    ap_predicate_op213_read_state27 = ((1'd1 == and_ln406_reg_2394_pp1_iter7_reg) & (cmp89_reg_2305 == 1'd1) & (icmp_ln389_reg_2385_pp1_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op442_write_state38 = (((slt_reg_2300 == 1'd0) & (1'd1 == and_ln487_reg_2424_pp1_iter18_reg) & (icmp_ln489_reg_2398_pp1_iter18_reg == 1'd1)) | ((slt_reg_2300 == 1'd0) & (1'd1 == and_ln486_reg_2428_pp1_iter18_reg) & (1'd0 == and_ln487_reg_2424_pp1_iter18_reg)));
end

assign cmp277_fu_920_p2 = ((read_rows_count_reg_439 == p_read) ? 1'b1 : 1'b0);

assign cmp7515_fu_813_p2 = (($signed(loop_col_count_fu_797_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp89_fu_909_p2 = ((read_rows_count_reg_439 != p_read) ? 1'b1 : 1'b0);

assign cmp_i_i235_i_fu_935_p2 = (($signed(conv_i_i255_i_fu_931_p1) > $signed(shl_i_i_i_i233_i_reg_2256)) ? 1'b1 : 1'b0);

assign conv_i_i255_i_fu_931_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign conv_i_i255_i_fu_931_p1 = conv_i_i255_i_fu_931_p0;

assign empty_83_fu_855_p1 = i_op_assign_fu_822_p2[19:0];

assign empty_84_fu_870_p0 = p_read1;

assign empty_84_fu_870_p1 = p_read3;

assign empty_84_fu_870_p2 = (($signed(empty_84_fu_870_p0) > $signed(empty_84_fu_870_p1)) ? 1'b1 : 1'b0);

assign empty_85_fu_1018_p1 = indexy_pre_V_fu_992_p3[23:0];

assign empty_86_fu_1248_p1 = ret_V_24_reg_2437[11:0];

assign empty_fu_843_p1 = tmp_V_fu_808_p2[19:0];

assign first_row_index_2_fu_1986_p3 = ((icmp_ln522_fu_1981_p2[0:0] == 1'b1) ? 32'd0 : first_row_index_reg_2716);

assign first_row_index_3_fu_1993_p3 = ((cmp89_reg_2305[0:0] == 1'b1) ? first_row_index_2_fu_1986_p3 : first_row_index_5_reg_415);

assign first_row_index_4_fu_2000_p3 = ((and_ln882_reg_2722[0:0] == 1'b1) ? first_row_index_5_reg_415 : first_row_index_3_fu_1993_p3);

assign first_row_index_fu_1950_p2 = (first_row_index_5_reg_415 + 32'd1);

assign grp_fu_2007_p0 = grp_fu_2007_p00;

assign grp_fu_2007_p00 = Wx_V_reg_2489_pp1_iter10_reg;

assign grp_fu_2007_p1 = grp_fu_2007_p10;

assign grp_fu_2007_p10 = Wy_V_fu_1306_p4;

assign grp_fu_2014_p0 = zext_ln1118_fu_1411_p1;

assign grp_fu_2021_p0 = zext_ln1118_fu_1411_p1;

assign grp_fu_2028_p0 = zext_ln1118_fu_1411_p1;

assign grp_fu_2035_p0 = zext_ln1118_1_fu_1613_p1;

assign grp_fu_2044_p0 = zext_ln1118_1_fu_1613_p1;

assign grp_fu_2053_p0 = zext_ln1118_1_fu_1613_p1;

assign grp_fu_2062_p0 = zext_ln708_1_fu_1631_p1;

assign grp_fu_2070_p0 = zext_ln708_1_fu_1631_p1;

assign grp_fu_2078_p0 = zext_ln708_1_fu_1631_p1;

assign grp_xfUDivResize_fu_563_ap_start = grp_xfUDivResize_fu_563_ap_start_reg;

assign i_2_fu_889_p2 = (i_1_reg_404 + 32'd1);

assign i_op_assign_fu_822_p2 = ($signed(p_read) + $signed(32'd4294967295));

assign icmp_ln1494_fu_1143_p2 = (($signed(sext_ln1495_fu_1139_p1) > $signed(shl_i_i_i_i_i_reg_2261)) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_672_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_373_p4 == tmp_reg_2127) ? 1'b1 : 1'b0);

assign icmp_ln337_fu_677_p1 = p_read1;

assign icmp_ln337_fu_677_p2 = ((j_reg_392 == icmp_ln337_fu_677_p1) ? 1'b1 : 1'b0);

assign icmp_ln354_fu_783_p2 = (($signed(p_read2) > $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln356_fu_793_p0 = p_read3;

assign icmp_ln356_fu_793_p1 = p_read1;

assign icmp_ln356_fu_793_p2 = (($signed(icmp_ln356_fu_793_p0) > $signed(icmp_ln356_fu_793_p1)) ? 1'b1 : 1'b0);

assign icmp_ln382_fu_895_p2 = (($signed(i_1_reg_404) < $signed(loop_row_count_reg_2232)) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_1062_p2 = ((ap_phi_mux_j_1_phi_fu_458_p4 == smax_cast_reg_2281) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_1076_p2 = (($signed(ap_phi_mux_j_1_phi_fu_458_p4) < $signed(sext_ln293_reg_2227)) ? 1'b1 : 1'b0);

assign icmp_ln489_fu_1086_p2 = (($signed(ap_phi_mux_j_1_phi_fu_458_p4) < $signed(sext_ln382_reg_2276)) ? 1'b1 : 1'b0);

assign icmp_ln522_fu_1981_p2 = ((first_row_index_reg_2716 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1070_p2 = ((trunc_ln851_fu_1067_p1 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_1192_p2 = ((trunc_ln851_1_fu_1188_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_1704_p2 = ((trunc_ln851_2_fu_1700_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_1774_p2 = ((trunc_ln851_3_fu_1770_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1844_p2 = ((trunc_ln851_4_fu_1840_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_940_p2 = ((trunc_ln387_fu_905_p1 != sub_ln851_reg_2286) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_1909_p2 = ((zext_ln870_fu_1895_p1 == op2_assign_1_reg_2326) ? 1'b1 : 1'b0);

assign icmp_ln870_2_fu_1119_p2 = ((zext_ln870_1_fu_1115_p1 == op2_assign_reg_2312) ? 1'b1 : 1'b0);

assign icmp_ln870_3_fu_1129_p2 = ((zext_ln870_1_fu_1115_p1 == op2_assign_1_reg_2326) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1899_p2 = ((zext_ln870_fu_1895_p1 == op2_assign_reg_2312) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_1045_p2 = (($signed(zext_ln882_1_fu_1042_p1) < $signed(op2_assign_reg_2312)) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_1945_p2 = (($signed(zext_ln882_fu_1941_p1) < $signed(op2_assign_reg_2312)) ? 1'b1 : 1'b0);

assign idx_fu_1245_p1 = ret_V_24_reg_2437;

assign idx_nxt_fu_1260_p2 = (empty_86_fu_1248_p1 + zext_ln428_fu_1256_p1);

assign indexx_pre_V_1_fu_847_p3 = {{empty_fu_843_p1}, {22'd0}};

assign indexx_pre_V_fu_1162_p3 = ((tmp_5_fu_1148_p3[0:0] == 1'b1) ? 42'd0 : select_ln257_fu_1156_p3);

assign indexy_pre_V_fu_992_p3 = ((tmp_2_fu_972_p3[0:0] == 1'b1) ? 42'd0 : spec_select98_fu_986_p3);

assign lhs_fu_945_p1 = reg_606;

assign line_buffer_V_0_0_addr_1_gep_fu_301_p3 = zext_ln430_fu_1266_p1;

assign line_buffer_V_0_0_addr_2_gep_fu_362_p3 = zext_ln431_fu_1285_p1;

assign line_buffer_V_1_0_addr_1_gep_fu_280_p3 = zext_ln430_fu_1266_p1;

assign line_buffer_V_1_0_addr_2_gep_fu_348_p3 = zext_ln431_fu_1285_p1;

assign line_buffer_V_2_0_addr_1_gep_fu_355_p3 = zext_ln431_fu_1285_p1;

assign line_buffer_V_2_0_addr_gep_fu_294_p3 = zext_ln430_fu_1266_p1;

assign loop_col_count_fu_797_p1 = p_read3;

assign loop_col_count_fu_797_p2 = p_read1;

assign loop_col_count_fu_797_p3 = ((icmp_ln356_fu_793_p2[0:0] == 1'b1) ? loop_col_count_fu_797_p1 : loop_col_count_fu_797_p2);

assign loop_row_count_fu_787_p3 = ((icmp_ln354_fu_783_p2[0:0] == 1'b1) ? p_read2 : p_read);

assign not_cmp_i_i173_fu_1251_p2 = ((idx_fu_1245_p1 != tmp_V_reg_2242) ? 1'b1 : 1'b0);

assign op2_assign_1_fu_925_p2 = ($signed(read_rows_count_reg_439) + $signed(32'd4294967294));

assign op2_assign_fu_914_p2 = ($signed(read_rows_count_reg_439) + $signed(32'd4294967295));

assign or_ln509_fu_1914_p2 = (icmp_ln870_1_fu_1909_p2 | and_ln509_fu_1904_p2);

assign output_rows_count_1_fu_1934_p3 = ((slt_reg_2300[0:0] == 1'b1) ? output_rows_count_reg_427 : select_ln509_fu_1926_p3);

assign p_Result_1_fu_1180_p3 = indexx_pre_V_fu_1162_p3[32'd41];

assign p_Result_6_fu_1692_p3 = ret_V_10_fu_1676_p2[32'd23];

assign p_Result_7_fu_1762_p3 = ret_V_14_fu_1746_p2[32'd23];

assign p_Result_8_fu_1832_p3 = ret_V_18_fu_1816_p2[32'd23];

assign p_Val2_4_fu_1323_p3 = ((icmp_ln870_2_reg_2418_pp1_iter11_reg[0:0] == 1'b1) ? ap_phi_reg_pp1_iter12_P0Buf_V_1_4_reg_495 : ap_phi_reg_pp1_iter12_P0Buf_V_1_0_reg_529);

assign p_Val2_s_fu_1330_p3 = ((icmp_ln870_2_reg_2418_pp1_iter11_reg[0:0] == 1'b1) ? ap_phi_reg_pp1_iter12_P0Buf_V_0_4_reg_512 : ap_phi_reg_pp1_iter12_P0Buf_V_0_0_reg_546);

assign read_rows_count_1_fu_1956_p2 = (read_rows_count_reg_439 + 32'd1);

assign read_rows_count_2_fu_1973_p3 = ((and_ln882_fu_1968_p2[0:0] == 1'b1) ? read_rows_count_reg_439 : sel_tmp1_fu_1962_p3);

assign resize_out_mat_469_din = {{{ret_V_30_reg_2706}, {ret_V_28_reg_2701}}, {ret_V_26_reg_2696}};

assign ret_12_fu_1496_p2 = (zext_ln215_8_fu_1468_p1 - zext_ln215_6_fu_1454_p1);

assign ret_13_fu_1502_p2 = (zext_ln215_9_fu_1472_p1 - zext_ln215_6_fu_1454_p1);

assign ret_16_fu_1588_p2 = (zext_ln215_16_fu_1580_p1 - zext_ln215_17_fu_1584_p1);

assign ret_17_fu_1594_p2 = (zext_ln215_14_fu_1566_p1 - zext_ln215_12_fu_1552_p1);

assign ret_18_fu_1600_p2 = (zext_ln215_15_fu_1570_p1 - zext_ln215_12_fu_1552_p1);

assign ret_19_fu_1361_p2 = (zext_ln215_1_fu_1357_p1 + zext_ln215_fu_1353_p1);

assign ret_20_fu_1375_p2 = (zext_ln215_3_fu_1371_p1 + zext_ln215_2_fu_1367_p1);

assign ret_21_fu_1462_p2 = (zext_ln215_7_fu_1458_p1 + zext_ln215_6_fu_1454_p1);

assign ret_22_fu_1476_p2 = (zext_ln215_9_fu_1472_p1 + zext_ln215_8_fu_1468_p1);

assign ret_23_fu_1560_p2 = (zext_ln215_13_fu_1556_p1 + zext_ln215_12_fu_1552_p1);

assign ret_24_fu_1574_p2 = (zext_ln215_15_fu_1570_p1 + zext_ln215_14_fu_1566_p1);

assign ret_7_fu_1389_p2 = (zext_ln215_4_fu_1381_p1 - zext_ln215_5_fu_1385_p1);

assign ret_8_fu_1395_p2 = (zext_ln215_2_fu_1367_p1 - zext_ln215_fu_1353_p1);

assign ret_9_fu_1401_p2 = (zext_ln215_3_fu_1371_p1 - zext_ln215_fu_1353_p1);

assign ret_V_10_fu_1676_p2 = ($signed(sext_ln1192_3_fu_1669_p1) + $signed(zext_ln1192_fu_1672_p1));

assign ret_V_11_fu_1710_p2 = (trunc_ln831_1_fu_1682_p4 + 8'd1);

assign ret_V_14_fu_1746_p2 = ($signed(sext_ln1192_8_fu_1739_p1) + $signed(zext_ln1192_1_fu_1742_p1));

assign ret_V_15_fu_1780_p2 = (trunc_ln831_2_fu_1752_p4 + 8'd1);

assign ret_V_18_fu_1816_p2 = ($signed(sext_ln1192_13_fu_1809_p1) + $signed(zext_ln1192_2_fu_1812_p1));

assign ret_V_19_fu_1850_p2 = (trunc_ln831_3_fu_1822_p4 + 8'd1);

assign ret_V_21_fu_949_p2 = ($signed(lhs_fu_945_p1) + $signed(rhs_cast_reg_2251));

assign ret_V_22_fu_1029_p3 = ((tmp_1_fu_964_p3[0:0] == 1'b1) ? select_ln850_fu_1022_p3 : ret_V_cast_fu_954_p4);

assign ret_V_23_fu_1105_p3 = ((p_Result_s_reg_2354[0:0] == 1'b1) ? select_ln850_1_fu_1100_p3 : ret_V_5_cast_reg_2347);

assign ret_V_24_fu_1212_p3 = ((p_Result_1_fu_1180_p3[0:0] == 1'b1) ? select_ln850_2_fu_1204_p3 : trunc_ln_fu_1170_p4);

assign ret_V_26_fu_1724_p3 = ((p_Result_6_fu_1692_p3[0:0] == 1'b1) ? select_ln850_3_fu_1716_p3 : trunc_ln831_1_fu_1682_p4);

assign ret_V_28_fu_1794_p3 = ((p_Result_7_fu_1762_p3[0:0] == 1'b1) ? select_ln850_4_fu_1786_p3 : trunc_ln831_2_fu_1752_p4);

assign ret_V_30_fu_1864_p3 = ((p_Result_8_fu_1832_p3[0:0] == 1'b1) ? select_ln850_5_fu_1856_p3 : trunc_ln831_3_fu_1822_p4);

assign ret_V_6_fu_1198_p2 = (trunc_ln_fu_1170_p4 + 17'd1);

assign ret_V_8_fu_1240_p2 = (trunc_ln703_2_reg_2449 - rhs_2_fu_1233_p3);

assign ret_V_cast_fu_954_p4 = {{ret_V_21_fu_949_p2[38:22]}};

assign ret_V_fu_1301_p2 = (empty_85_reg_2359 - rhs_1_fu_1294_p3);

assign ret_fu_1490_p2 = (zext_ln215_10_fu_1482_p1 - zext_ln215_11_fu_1486_p1);

assign rhs_1_fu_1294_p3 = {{trunc_ln728_reg_2413_pp1_iter10_reg}, {22'd0}};

assign rhs_2_fu_1233_p3 = {{trunc_ln728_1_reg_2444}, {22'd0}};

assign rhs_cast_fu_819_p1 = rhs_reg_2222;

assign scalex_V_fu_744_p1 = grp_xfUDivResize_fu_563_ap_return[47:0];

assign sel_tmp1_fu_1962_p3 = ((cmp89_reg_2305[0:0] == 1'b1) ? read_rows_count_1_fu_1956_p2 : p_read);

assign select_ln257_fu_1156_p3 = ((icmp_ln1494_reg_2432[0:0] == 1'b1) ? indexx_pre_V_1_reg_2266 : reg_606);

assign select_ln332_1_fu_696_p3 = ((icmp_ln337_fu_677_p2[0:0] == 1'b1) ? add_ln332_1_fu_690_p2 : i_reg_380);

assign select_ln332_fu_682_p3 = ((icmp_ln337_fu_677_p2[0:0] == 1'b1) ? 32'd0 : j_reg_392);

assign select_ln509_fu_1926_p3 = ((or_ln509_fu_1914_p2[0:0] == 1'b1) ? add_ln511_fu_1920_p2 : output_rows_count_reg_427);

assign select_ln850_1_fu_1100_p3 = ((icmp_ln851_1_reg_2389[0:0] == 1'b1) ? add_i_i_i_i_i199_i_reg_2370 : ret_V_5_cast_reg_2347);

assign select_ln850_2_fu_1204_p3 = ((icmp_ln851_2_fu_1192_p2[0:0] == 1'b1) ? trunc_ln_fu_1170_p4 : ret_V_6_fu_1198_p2);

assign select_ln850_3_fu_1716_p3 = ((icmp_ln851_3_fu_1704_p2[0:0] == 1'b1) ? trunc_ln831_1_fu_1682_p4 : ret_V_11_fu_1710_p2);

assign select_ln850_4_fu_1786_p3 = ((icmp_ln851_4_fu_1774_p2[0:0] == 1'b1) ? trunc_ln831_2_fu_1752_p4 : ret_V_15_fu_1780_p2);

assign select_ln850_5_fu_1856_p3 = ((icmp_ln851_5_fu_1844_p2[0:0] == 1'b1) ? trunc_ln831_3_fu_1822_p4 : ret_V_19_fu_1850_p2);

assign select_ln850_fu_1022_p3 = ((icmp_ln851_reg_2337[0:0] == 1'b1) ? add_i_i_i_i_i286_i_fu_980_p2 : ret_V_cast_fu_954_p4);

assign sext_ln1192_13_fu_1809_p1 = ret_V_29_reg_2691;

assign sext_ln1192_3_fu_1669_p1 = ret_V_25_reg_2681;

assign sext_ln1192_8_fu_1739_p1 = ret_V_27_reg_2686;

assign sext_ln1495_fu_1139_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign sext_ln1495_fu_1139_p1 = sext_ln1495_fu_1139_p0;

assign sext_ln293_fu_780_p0 = p_read1;

assign sext_ln293_fu_780_p1 = sext_ln293_fu_780_p0;

assign sext_ln382_fu_867_p0 = p_read3;

assign sext_ln382_fu_867_p1 = sext_ln382_fu_867_p0;

assign shl_i_i_i216_i_fu_859_p3 = {{empty_83_fu_855_p1}, {22'd0}};

assign shl_i_i_i_i233_i_fu_827_p3 = {{i_op_assign_fu_822_p2}, {22'd0}};

assign shl_i_i_i_i_i_fu_835_p3 = {{tmp_V_fu_808_p2}, {22'd0}};

assign slt_fu_900_p2 = (($signed(sub272_reg_2237) < $signed(output_rows_count_reg_427)) ? 1'b1 : 1'b0);

assign smax_cast_fu_880_p1 = $signed(smax_fu_874_p3);

assign smax_fu_874_p1 = p_read1;

assign smax_fu_874_p2 = p_read3;

assign smax_fu_874_p3 = ((empty_84_fu_870_p2[0:0] == 1'b1) ? smax_fu_874_p1 : smax_fu_874_p2);

assign spec_select98_fu_986_p3 = ((cmp_i_i235_i_reg_2332[0:0] == 1'b1) ? shl_i_i_i216_i_reg_2271 : reg_606);

assign sub272_fu_803_p2 = ($signed(p_read2) + $signed(32'd4294967295));

assign sub_ln851_fu_884_p2 = (22'd0 - conv_i_i_i322_i_cast_reg_2217);

assign tmp_1_fu_964_p3 = ret_V_21_fu_949_p2[32'd42];

assign tmp_2_fu_972_p3 = reg_606[32'd41];

assign tmp_5_fu_1148_p3 = reg_606[32'd41];

assign tmp_V_fu_808_p0 = p_read1;

assign tmp_V_fu_808_p2 = ($signed(tmp_V_fu_808_p0) + $signed(32'd4294967295));

assign tmp_fu_658_p1 = p_read1;

assign tmp_fu_658_p3 = {{tmp_fu_658_p1}, {1'd0}};

assign trunc_ln300_fu_718_p0 = p_read3;

assign trunc_ln300_fu_718_p1 = trunc_ln300_fu_718_p0[15:0];

assign trunc_ln301_fu_740_p1 = p_read2[15:0];

assign trunc_ln332_fu_704_p1 = select_ln332_1_fu_696_p3[0:0];

assign trunc_ln387_fu_905_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign trunc_ln387_fu_905_p1 = trunc_ln387_fu_905_p0[21:0];

assign trunc_ln395_fu_1091_p1 = j_1_reg_451[19:0];

assign trunc_ln703_1_fu_756_p1 = grp_xfUDivResize_fu_563_ap_return[47:0];

assign trunc_ln703_2_fu_1224_p1 = indexx_pre_V_fu_1162_p3[23:0];

assign trunc_ln728_1_fu_1220_p1 = ret_V_24_fu_1212_p3[1:0];

assign trunc_ln728_fu_1111_p1 = ret_V_23_fu_1105_p3[1:0];

assign trunc_ln831_1_fu_1682_p4 = {{ret_V_10_fu_1676_p2[17:10]}};

assign trunc_ln831_2_fu_1752_p4 = {{ret_V_14_fu_1746_p2[17:10]}};

assign trunc_ln831_3_fu_1822_p4 = {{ret_V_18_fu_1816_p2[17:10]}};

assign trunc_ln851_1_fu_1188_p1 = indexx_pre_V_fu_1162_p3[21:0];

assign trunc_ln851_2_fu_1700_p1 = ret_V_10_fu_1676_p2[9:0];

assign trunc_ln851_3_fu_1770_p1 = ret_V_14_fu_1746_p2[9:0];

assign trunc_ln851_4_fu_1840_p1 = ret_V_18_fu_1816_p2[9:0];

assign trunc_ln851_fu_1067_p1 = indexy_pre_V_reg_2342[21:0];

assign trunc_ln_fu_1170_p4 = {{indexx_pre_V_fu_1162_p3[38:22]}};

assign xnew_fu_722_p1 = p_read1;

assign xnew_fu_722_p3 = {{xnew_fu_722_p1}, {32'd0}};

assign xor_ln882_fu_1050_p2 = (icmp_ln882_1_fu_1045_p2 ^ 1'd1);

assign ynew_fu_748_p3 = {{p_read}, {32'd0}};

assign zext_ln1118_1_fu_1613_p1 = Wx_V_reg_2489_pp1_iter12_reg;

assign zext_ln1118_fu_1411_p1 = Wy_V_reg_2525;

assign zext_ln1192_1_fu_1742_p1 = P4_V_1_fu_1732_p3;

assign zext_ln1192_2_fu_1812_p1 = P4_V_2_fu_1802_p3;

assign zext_ln1192_fu_1672_p1 = P4_V_fu_1662_p3;

assign zext_ln215_10_fu_1482_p1 = ret_21_fu_1462_p2;

assign zext_ln215_11_fu_1486_p1 = ret_22_fu_1476_p2;

assign zext_ln215_12_fu_1552_p1 = A0_V_2_fu_1512_p4;

assign zext_ln215_13_fu_1556_p1 = B1_V_2_fu_1542_p4;

assign zext_ln215_14_fu_1566_p1 = B0_V_2_fu_1522_p4;

assign zext_ln215_15_fu_1570_p1 = A1_V_2_fu_1532_p4;

assign zext_ln215_16_fu_1580_p1 = ret_23_fu_1560_p2;

assign zext_ln215_17_fu_1584_p1 = ret_24_fu_1574_p2;

assign zext_ln215_1_fu_1357_p1 = B1_V_fu_1349_p1;

assign zext_ln215_2_fu_1367_p1 = B0_V_fu_1341_p1;

assign zext_ln215_3_fu_1371_p1 = A1_V_fu_1345_p1;

assign zext_ln215_4_fu_1381_p1 = ret_19_fu_1361_p2;

assign zext_ln215_5_fu_1385_p1 = ret_20_fu_1375_p2;

assign zext_ln215_6_fu_1454_p1 = A0_V_1_fu_1414_p4;

assign zext_ln215_7_fu_1458_p1 = B1_V_1_fu_1444_p4;

assign zext_ln215_8_fu_1468_p1 = B0_V_1_fu_1424_p4;

assign zext_ln215_9_fu_1472_p1 = A1_V_1_fu_1434_p4;

assign zext_ln215_fu_1353_p1 = A0_V_fu_1337_p1;

assign zext_ln337_fu_708_p1 = select_ln332_reg_2141;

assign zext_ln395_fu_1095_p1 = trunc_ln395_fu_1091_p1;

assign zext_ln428_fu_1256_p1 = not_cmp_i_i173_fu_1251_p2;

assign zext_ln430_fu_1266_p1 = ret_V_24_reg_2437;

assign zext_ln431_fu_1285_p1 = idx_nxt_reg_2454;

assign zext_ln708_1_fu_1631_p1 = Wxy_V_fu_1622_p4;

assign zext_ln870_1_fu_1115_p1 = ret_V_23_fu_1105_p3;

assign zext_ln870_fu_1895_p1 = ap_sig_allocacmp_indexy_V_2;

assign zext_ln882_1_fu_1042_p1 = ret_V_22_reg_2364;

assign zext_ln882_fu_1941_p1 = ap_sig_allocacmp_nextYScale_V_2;

always @ (posedge ap_clk) begin
    tmp_reg_2127[0] <= 1'b0;
    xnew_reg_2192[31:0] <= 32'b00000000000000000000000000000000;
    ynew_reg_2207[31:0] <= 32'b00000000000000000000000000000000;
    rhs_cast_reg_2251[42:38] <= 5'b00000;
    shl_i_i_i_i233_i_reg_2256[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i_i_i_reg_2261[21:0] <= 22'b0000000000000000000000;
    indexx_pre_V_1_reg_2266[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i216_i_reg_2271[21:0] <= 22'b0000000000000000000000;
end

endmodule //pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s
