# Odd-Clock-Divider-
A Verilog implementation of odd clock divider. This divider creates a 50% duty cycle divider. The divider is base on creating a phase shift in the signals and Xoring the signals. The digital clock dividers are efficient, cheaper, simple and faster from external PLLs.
![image](https://user-images.githubusercontent.com/53440597/132123815-0527446e-b40b-4f23-a921-8a37fc1f80b2.png)

