NOTE:

Module sdram_a2 has an output named altpll_0_c0_clk. This wire is connected to rst_controller (an instance of altera_reset_controller). However, clk is an input port for this module. Thus, altpll_0_c0_clk does not appear to be driven anywhere.
