    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; led
led__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
led__0__MASK EQU 0x08
led__0__PC EQU CYREG_PRT6_PC3
led__0__PORT EQU 6
led__0__SHIFT EQU 3
led__AG EQU CYREG_PRT6_AG
led__AMUX EQU CYREG_PRT6_AMUX
led__BIE EQU CYREG_PRT6_BIE
led__BIT_MASK EQU CYREG_PRT6_BIT_MASK
led__BYP EQU CYREG_PRT6_BYP
led__CTL EQU CYREG_PRT6_CTL
led__DM0 EQU CYREG_PRT6_DM0
led__DM1 EQU CYREG_PRT6_DM1
led__DM2 EQU CYREG_PRT6_DM2
led__DR EQU CYREG_PRT6_DR
led__INP_DIS EQU CYREG_PRT6_INP_DIS
led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
led__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
led__LCD_EN EQU CYREG_PRT6_LCD_EN
led__MASK EQU 0x08
led__PORT EQU 6
led__PRT EQU CYREG_PRT6_PRT
led__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
led__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
led__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
led__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
led__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
led__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
led__PS EQU CYREG_PRT6_PS
led__SHIFT EQU 3
led__SLW EQU CYREG_PRT6_SLW

; led1
led1__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
led1__0__MASK EQU 0x04
led1__0__PC EQU CYREG_PRT6_PC2
led1__0__PORT EQU 6
led1__0__SHIFT EQU 2
led1__AG EQU CYREG_PRT6_AG
led1__AMUX EQU CYREG_PRT6_AMUX
led1__BIE EQU CYREG_PRT6_BIE
led1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
led1__BYP EQU CYREG_PRT6_BYP
led1__CTL EQU CYREG_PRT6_CTL
led1__DM0 EQU CYREG_PRT6_DM0
led1__DM1 EQU CYREG_PRT6_DM1
led1__DM2 EQU CYREG_PRT6_DM2
led1__DR EQU CYREG_PRT6_DR
led1__INP_DIS EQU CYREG_PRT6_INP_DIS
led1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
led1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
led1__LCD_EN EQU CYREG_PRT6_LCD_EN
led1__MASK EQU 0x04
led1__PORT EQU 6
led1__PRT EQU CYREG_PRT6_PRT
led1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
led1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
led1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
led1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
led1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
led1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
led1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
led1__PS EQU CYREG_PRT6_PS
led1__SHIFT EQU 2
led1__SLW EQU CYREG_PRT6_SLW

; Btn_1
Btn_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Btn_1__0__MASK EQU 0x02
Btn_1__0__PC EQU CYREG_PRT6_PC1
Btn_1__0__PORT EQU 6
Btn_1__0__SHIFT EQU 1
Btn_1__AG EQU CYREG_PRT6_AG
Btn_1__AMUX EQU CYREG_PRT6_AMUX
Btn_1__BIE EQU CYREG_PRT6_BIE
Btn_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Btn_1__BYP EQU CYREG_PRT6_BYP
Btn_1__CTL EQU CYREG_PRT6_CTL
Btn_1__DM0 EQU CYREG_PRT6_DM0
Btn_1__DM1 EQU CYREG_PRT6_DM1
Btn_1__DM2 EQU CYREG_PRT6_DM2
Btn_1__DR EQU CYREG_PRT6_DR
Btn_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Btn_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Btn_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Btn_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Btn_1__MASK EQU 0x02
Btn_1__PORT EQU 6
Btn_1__PRT EQU CYREG_PRT6_PRT
Btn_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Btn_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Btn_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Btn_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Btn_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Btn_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Btn_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Btn_1__PS EQU CYREG_PRT6_PS
Btn_1__SHIFT EQU 1
Btn_1__SLW EQU CYREG_PRT6_SLW

; Btn_2
Btn_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Btn_2__0__MASK EQU 0x20
Btn_2__0__PC EQU CYREG_IO_PC_PRT15_PC5
Btn_2__0__PORT EQU 15
Btn_2__0__SHIFT EQU 5
Btn_2__AG EQU CYREG_PRT15_AG
Btn_2__AMUX EQU CYREG_PRT15_AMUX
Btn_2__BIE EQU CYREG_PRT15_BIE
Btn_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Btn_2__BYP EQU CYREG_PRT15_BYP
Btn_2__CTL EQU CYREG_PRT15_CTL
Btn_2__DM0 EQU CYREG_PRT15_DM0
Btn_2__DM1 EQU CYREG_PRT15_DM1
Btn_2__DM2 EQU CYREG_PRT15_DM2
Btn_2__DR EQU CYREG_PRT15_DR
Btn_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Btn_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Btn_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Btn_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Btn_2__MASK EQU 0x20
Btn_2__PORT EQU 15
Btn_2__PRT EQU CYREG_PRT15_PRT
Btn_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Btn_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Btn_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Btn_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Btn_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Btn_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Btn_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Btn_2__PS EQU CYREG_PRT15_PS
Btn_2__SHIFT EQU 5
Btn_2__SLW EQU CYREG_PRT15_SLW

; Out_1
Out_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Out_1__0__MASK EQU 0x01
Out_1__0__PC EQU CYREG_PRT12_PC0
Out_1__0__PORT EQU 12
Out_1__0__SHIFT EQU 0
Out_1__AG EQU CYREG_PRT12_AG
Out_1__BIE EQU CYREG_PRT12_BIE
Out_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Out_1__BYP EQU CYREG_PRT12_BYP
Out_1__DM0 EQU CYREG_PRT12_DM0
Out_1__DM1 EQU CYREG_PRT12_DM1
Out_1__DM2 EQU CYREG_PRT12_DM2
Out_1__DR EQU CYREG_PRT12_DR
Out_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Out_1__MASK EQU 0x01
Out_1__PORT EQU 12
Out_1__PRT EQU CYREG_PRT12_PRT
Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Out_1__PS EQU CYREG_PRT12_PS
Out_1__SHIFT EQU 0
Out_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Out_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Out_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Out_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Out_1__SLW EQU CYREG_PRT12_SLW

; POT_2
POT_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
POT_2__0__MASK EQU 0x40
POT_2__0__PC EQU CYREG_PRT0_PC6
POT_2__0__PORT EQU 0
POT_2__0__SHIFT EQU 6
POT_2__AG EQU CYREG_PRT0_AG
POT_2__AMUX EQU CYREG_PRT0_AMUX
POT_2__BIE EQU CYREG_PRT0_BIE
POT_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT_2__BYP EQU CYREG_PRT0_BYP
POT_2__CTL EQU CYREG_PRT0_CTL
POT_2__DM0 EQU CYREG_PRT0_DM0
POT_2__DM1 EQU CYREG_PRT0_DM1
POT_2__DM2 EQU CYREG_PRT0_DM2
POT_2__DR EQU CYREG_PRT0_DR
POT_2__INP_DIS EQU CYREG_PRT0_INP_DIS
POT_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT_2__LCD_EN EQU CYREG_PRT0_LCD_EN
POT_2__MASK EQU 0x40
POT_2__PORT EQU 0
POT_2__PRT EQU CYREG_PRT0_PRT
POT_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT_2__PS EQU CYREG_PRT0_PS
POT_2__SHIFT EQU 6
POT_2__SLW EQU CYREG_PRT0_SLW

; Pot_1
Pot_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pot_1__0__MASK EQU 0x04
Pot_1__0__PC EQU CYREG_PRT3_PC2
Pot_1__0__PORT EQU 3
Pot_1__0__SHIFT EQU 2
Pot_1__AG EQU CYREG_PRT3_AG
Pot_1__AMUX EQU CYREG_PRT3_AMUX
Pot_1__BIE EQU CYREG_PRT3_BIE
Pot_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pot_1__BYP EQU CYREG_PRT3_BYP
Pot_1__CTL EQU CYREG_PRT3_CTL
Pot_1__DM0 EQU CYREG_PRT3_DM0
Pot_1__DM1 EQU CYREG_PRT3_DM1
Pot_1__DM2 EQU CYREG_PRT3_DM2
Pot_1__DR EQU CYREG_PRT3_DR
Pot_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pot_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pot_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pot_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pot_1__MASK EQU 0x04
Pot_1__PORT EQU 3
Pot_1__PRT EQU CYREG_PRT3_PRT
Pot_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pot_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pot_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pot_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pot_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pot_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pot_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pot_1__PS EQU CYREG_PRT3_PS
Pot_1__SHIFT EQU 2
Pot_1__SLW EQU CYREG_PRT3_SLW

; testy
testy__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
testy__0__MASK EQU 0x04
testy__0__PC EQU CYREG_PRT5_PC2
testy__0__PORT EQU 5
testy__0__SHIFT EQU 2
testy__AG EQU CYREG_PRT5_AG
testy__AMUX EQU CYREG_PRT5_AMUX
testy__BIE EQU CYREG_PRT5_BIE
testy__BIT_MASK EQU CYREG_PRT5_BIT_MASK
testy__BYP EQU CYREG_PRT5_BYP
testy__CTL EQU CYREG_PRT5_CTL
testy__DM0 EQU CYREG_PRT5_DM0
testy__DM1 EQU CYREG_PRT5_DM1
testy__DM2 EQU CYREG_PRT5_DM2
testy__DR EQU CYREG_PRT5_DR
testy__INP_DIS EQU CYREG_PRT5_INP_DIS
testy__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
testy__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
testy__LCD_EN EQU CYREG_PRT5_LCD_EN
testy__MASK EQU 0x04
testy__PORT EQU 5
testy__PRT EQU CYREG_PRT5_PRT
testy__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
testy__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
testy__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
testy__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
testy__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
testy__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
testy__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
testy__PS EQU CYREG_PRT5_PS
testy__SHIFT EQU 2
testy__SLW EQU CYREG_PRT5_SLW

; SaxDac_viDAC8
SaxDac_viDAC8__CR0 EQU CYREG_DAC1_CR0
SaxDac_viDAC8__CR1 EQU CYREG_DAC1_CR1
SaxDac_viDAC8__D EQU CYREG_DAC1_D
SaxDac_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
SaxDac_viDAC8__PM_ACT_MSK EQU 0x02
SaxDac_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
SaxDac_viDAC8__PM_STBY_MSK EQU 0x02
SaxDac_viDAC8__STROBE EQU CYREG_DAC1_STROBE
SaxDac_viDAC8__SW0 EQU CYREG_DAC1_SW0
SaxDac_viDAC8__SW2 EQU CYREG_DAC1_SW2
SaxDac_viDAC8__SW3 EQU CYREG_DAC1_SW3
SaxDac_viDAC8__SW4 EQU CYREG_DAC1_SW4
SaxDac_viDAC8__TR EQU CYREG_DAC1_TR
SaxDac_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
SaxDac_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
SaxDac_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
SaxDac_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
SaxDac_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
SaxDac_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
SaxDac_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
SaxDac_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
SaxDac_viDAC8__TST EQU CYREG_DAC1_TST

; BPM_ADC_DEC
BPM_ADC_DEC__COHER EQU CYREG_DEC_COHER
BPM_ADC_DEC__CR EQU CYREG_DEC_CR
BPM_ADC_DEC__DR1 EQU CYREG_DEC_DR1
BPM_ADC_DEC__DR2 EQU CYREG_DEC_DR2
BPM_ADC_DEC__DR2H EQU CYREG_DEC_DR2H
BPM_ADC_DEC__GCOR EQU CYREG_DEC_GCOR
BPM_ADC_DEC__GCORH EQU CYREG_DEC_GCORH
BPM_ADC_DEC__GVAL EQU CYREG_DEC_GVAL
BPM_ADC_DEC__OCOR EQU CYREG_DEC_OCOR
BPM_ADC_DEC__OCORH EQU CYREG_DEC_OCORH
BPM_ADC_DEC__OCORM EQU CYREG_DEC_OCORM
BPM_ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
BPM_ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
BPM_ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
BPM_ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
BPM_ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
BPM_ADC_DEC__PM_ACT_MSK EQU 0x01
BPM_ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
BPM_ADC_DEC__PM_STBY_MSK EQU 0x01
BPM_ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
BPM_ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
BPM_ADC_DEC__SR EQU CYREG_DEC_SR
BPM_ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
BPM_ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
BPM_ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
BPM_ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
BPM_ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
BPM_ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
BPM_ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
BPM_ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; BPM_ADC_DSM
BPM_ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
BPM_ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
BPM_ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
BPM_ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
BPM_ADC_DSM__CLK EQU CYREG_DSM0_CLK
BPM_ADC_DSM__CR0 EQU CYREG_DSM0_CR0
BPM_ADC_DSM__CR1 EQU CYREG_DSM0_CR1
BPM_ADC_DSM__CR10 EQU CYREG_DSM0_CR10
BPM_ADC_DSM__CR11 EQU CYREG_DSM0_CR11
BPM_ADC_DSM__CR12 EQU CYREG_DSM0_CR12
BPM_ADC_DSM__CR13 EQU CYREG_DSM0_CR13
BPM_ADC_DSM__CR14 EQU CYREG_DSM0_CR14
BPM_ADC_DSM__CR15 EQU CYREG_DSM0_CR15
BPM_ADC_DSM__CR16 EQU CYREG_DSM0_CR16
BPM_ADC_DSM__CR17 EQU CYREG_DSM0_CR17
BPM_ADC_DSM__CR2 EQU CYREG_DSM0_CR2
BPM_ADC_DSM__CR3 EQU CYREG_DSM0_CR3
BPM_ADC_DSM__CR4 EQU CYREG_DSM0_CR4
BPM_ADC_DSM__CR5 EQU CYREG_DSM0_CR5
BPM_ADC_DSM__CR6 EQU CYREG_DSM0_CR6
BPM_ADC_DSM__CR7 EQU CYREG_DSM0_CR7
BPM_ADC_DSM__CR8 EQU CYREG_DSM0_CR8
BPM_ADC_DSM__CR9 EQU CYREG_DSM0_CR9
BPM_ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
BPM_ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
BPM_ADC_DSM__MISC EQU CYREG_DSM0_MISC
BPM_ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
BPM_ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
BPM_ADC_DSM__REF0 EQU CYREG_DSM0_REF0
BPM_ADC_DSM__REF1 EQU CYREG_DSM0_REF1
BPM_ADC_DSM__REF2 EQU CYREG_DSM0_REF2
BPM_ADC_DSM__REF3 EQU CYREG_DSM0_REF3
BPM_ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
BPM_ADC_DSM__SW0 EQU CYREG_DSM0_SW0
BPM_ADC_DSM__SW2 EQU CYREG_DSM0_SW2
BPM_ADC_DSM__SW3 EQU CYREG_DSM0_SW3
BPM_ADC_DSM__SW4 EQU CYREG_DSM0_SW4
BPM_ADC_DSM__SW6 EQU CYREG_DSM0_SW6
BPM_ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
BPM_ADC_DSM__TST0 EQU CYREG_DSM0_TST0
BPM_ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; BPM_ADC_Ext_CP_Clk
BPM_ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
BPM_ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
BPM_ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
BPM_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
BPM_ADC_Ext_CP_Clk__INDEX EQU 0x00
BPM_ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BPM_ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
BPM_ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BPM_ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; BPM_ADC_IRQ
BPM_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BPM_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BPM_ADC_IRQ__INTC_MASK EQU 0x20000000
BPM_ADC_IRQ__INTC_NUMBER EQU 29
BPM_ADC_IRQ__INTC_PRIOR_NUM EQU 7
BPM_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
BPM_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BPM_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; BPM_ADC_theACLK
BPM_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
BPM_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
BPM_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
BPM_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
BPM_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
BPM_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
BPM_ADC_theACLK__INDEX EQU 0x00
BPM_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
BPM_ADC_theACLK__PM_ACT_MSK EQU 0x01
BPM_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
BPM_ADC_theACLK__PM_STBY_MSK EQU 0x01

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; lcd_isr
lcd_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
lcd_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
lcd_isr__INTC_MASK EQU 0x02
lcd_isr__INTC_NUMBER EQU 1
lcd_isr__INTC_PRIOR_NUM EQU 7
lcd_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
lcd_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
lcd_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; sax_clk
sax_clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
sax_clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
sax_clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
sax_clk__CFG2_SRC_SEL_MASK EQU 0x07
sax_clk__INDEX EQU 0x02
sax_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
sax_clk__PM_ACT_MSK EQU 0x04
sax_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
sax_clk__PM_STBY_MSK EQU 0x04

; sax_isr
sax_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sax_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sax_isr__INTC_MASK EQU 0x08
sax_isr__INTC_NUMBER EQU 3
sax_isr__INTC_PRIOR_NUM EQU 0
sax_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
sax_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sax_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PianoDac_viDAC8
PianoDac_viDAC8__CR0 EQU CYREG_DAC3_CR0
PianoDac_viDAC8__CR1 EQU CYREG_DAC3_CR1
PianoDac_viDAC8__D EQU CYREG_DAC3_D
PianoDac_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
PianoDac_viDAC8__PM_ACT_MSK EQU 0x08
PianoDac_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
PianoDac_viDAC8__PM_STBY_MSK EQU 0x08
PianoDac_viDAC8__STROBE EQU CYREG_DAC3_STROBE
PianoDac_viDAC8__SW0 EQU CYREG_DAC3_SW0
PianoDac_viDAC8__SW2 EQU CYREG_DAC3_SW2
PianoDac_viDAC8__SW3 EQU CYREG_DAC3_SW3
PianoDac_viDAC8__SW4 EQU CYREG_DAC3_SW4
PianoDac_viDAC8__TR EQU CYREG_DAC3_TR
PianoDac_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
PianoDac_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
PianoDac_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
PianoDac_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
PianoDac_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
PianoDac_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
PianoDac_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
PianoDac_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
PianoDac_viDAC8__TST EQU CYREG_DAC3_TST

; PITCH_ADC_ADC_SAR
PITCH_ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
PITCH_ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
PITCH_ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
PITCH_ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
PITCH_ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
PITCH_ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
PITCH_ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
PITCH_ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
PITCH_ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
PITCH_ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
PITCH_ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
PITCH_ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
PITCH_ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
PITCH_ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
PITCH_ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
PITCH_ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
PITCH_ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
PITCH_ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
PITCH_ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
PITCH_ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; PITCH_ADC_Bypass
PITCH_ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
PITCH_ADC_Bypass__0__MASK EQU 0x04
PITCH_ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
PITCH_ADC_Bypass__0__PORT EQU 0
PITCH_ADC_Bypass__0__SHIFT EQU 2
PITCH_ADC_Bypass__AG EQU CYREG_PRT0_AG
PITCH_ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
PITCH_ADC_Bypass__BIE EQU CYREG_PRT0_BIE
PITCH_ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PITCH_ADC_Bypass__BYP EQU CYREG_PRT0_BYP
PITCH_ADC_Bypass__CTL EQU CYREG_PRT0_CTL
PITCH_ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
PITCH_ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
PITCH_ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
PITCH_ADC_Bypass__DR EQU CYREG_PRT0_DR
PITCH_ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
PITCH_ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PITCH_ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PITCH_ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
PITCH_ADC_Bypass__MASK EQU 0x04
PITCH_ADC_Bypass__PORT EQU 0
PITCH_ADC_Bypass__PRT EQU CYREG_PRT0_PRT
PITCH_ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PITCH_ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PITCH_ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PITCH_ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PITCH_ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PITCH_ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PITCH_ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PITCH_ADC_Bypass__PS EQU CYREG_PRT0_PS
PITCH_ADC_Bypass__SHIFT EQU 2
PITCH_ADC_Bypass__SLW EQU CYREG_PRT0_SLW

; PITCH_ADC_IRQ
PITCH_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PITCH_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PITCH_ADC_IRQ__INTC_MASK EQU 0x01
PITCH_ADC_IRQ__INTC_NUMBER EQU 0
PITCH_ADC_IRQ__INTC_PRIOR_NUM EQU 7
PITCH_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
PITCH_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PITCH_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PITCH_ADC_theACLK
PITCH_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PITCH_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PITCH_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PITCH_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
PITCH_ADC_theACLK__INDEX EQU 0x01
PITCH_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PITCH_ADC_theACLK__PM_ACT_MSK EQU 0x02
PITCH_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PITCH_ADC_theACLK__PM_STBY_MSK EQU 0x02

; piano_clk
piano_clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
piano_clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
piano_clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
piano_clk__CFG2_SRC_SEL_MASK EQU 0x07
piano_clk__INDEX EQU 0x03
piano_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
piano_clk__PM_ACT_MSK EQU 0x08
piano_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
piano_clk__PM_STBY_MSK EQU 0x08

; piano_isr
piano_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
piano_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
piano_isr__INTC_MASK EQU 0x04
piano_isr__INTC_NUMBER EQU 2
piano_isr__INTC_PRIOR_NUM EQU 2
piano_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
piano_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
piano_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Audio_Out1
Audio_Out1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Audio_Out1__0__MASK EQU 0x80
Audio_Out1__0__PC EQU CYREG_PRT3_PC7
Audio_Out1__0__PORT EQU 3
Audio_Out1__0__SHIFT EQU 7
Audio_Out1__AG EQU CYREG_PRT3_AG
Audio_Out1__AMUX EQU CYREG_PRT3_AMUX
Audio_Out1__BIE EQU CYREG_PRT3_BIE
Audio_Out1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Audio_Out1__BYP EQU CYREG_PRT3_BYP
Audio_Out1__CTL EQU CYREG_PRT3_CTL
Audio_Out1__DM0 EQU CYREG_PRT3_DM0
Audio_Out1__DM1 EQU CYREG_PRT3_DM1
Audio_Out1__DM2 EQU CYREG_PRT3_DM2
Audio_Out1__DR EQU CYREG_PRT3_DR
Audio_Out1__INP_DIS EQU CYREG_PRT3_INP_DIS
Audio_Out1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Audio_Out1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Audio_Out1__LCD_EN EQU CYREG_PRT3_LCD_EN
Audio_Out1__MASK EQU 0x80
Audio_Out1__PORT EQU 3
Audio_Out1__PRT EQU CYREG_PRT3_PRT
Audio_Out1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Audio_Out1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Audio_Out1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Audio_Out1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Audio_Out1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Audio_Out1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Audio_Out1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Audio_Out1__PS EQU CYREG_PRT3_PS
Audio_Out1__SHIFT EQU 7
Audio_Out1__SLW EQU CYREG_PRT3_SLW

; Audio_Out2
Audio_Out2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Audio_Out2__0__MASK EQU 0x40
Audio_Out2__0__PC EQU CYREG_PRT3_PC6
Audio_Out2__0__PORT EQU 3
Audio_Out2__0__SHIFT EQU 6
Audio_Out2__AG EQU CYREG_PRT3_AG
Audio_Out2__AMUX EQU CYREG_PRT3_AMUX
Audio_Out2__BIE EQU CYREG_PRT3_BIE
Audio_Out2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Audio_Out2__BYP EQU CYREG_PRT3_BYP
Audio_Out2__CTL EQU CYREG_PRT3_CTL
Audio_Out2__DM0 EQU CYREG_PRT3_DM0
Audio_Out2__DM1 EQU CYREG_PRT3_DM1
Audio_Out2__DM2 EQU CYREG_PRT3_DM2
Audio_Out2__DR EQU CYREG_PRT3_DR
Audio_Out2__INP_DIS EQU CYREG_PRT3_INP_DIS
Audio_Out2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Audio_Out2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Audio_Out2__LCD_EN EQU CYREG_PRT3_LCD_EN
Audio_Out2__MASK EQU 0x40
Audio_Out2__PORT EQU 3
Audio_Out2__PRT EQU CYREG_PRT3_PRT
Audio_Out2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Audio_Out2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Audio_Out2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Audio_Out2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Audio_Out2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Audio_Out2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Audio_Out2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Audio_Out2__PS EQU CYREG_PRT3_PS
Audio_Out2__SHIFT EQU 6
Audio_Out2__SLW EQU CYREG_PRT3_SLW

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; Mode_Switch
Mode_Switch__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Mode_Switch__0__MASK EQU 0x40
Mode_Switch__0__PC EQU CYREG_PRT6_PC6
Mode_Switch__0__PORT EQU 6
Mode_Switch__0__SHIFT EQU 6
Mode_Switch__AG EQU CYREG_PRT6_AG
Mode_Switch__AMUX EQU CYREG_PRT6_AMUX
Mode_Switch__BIE EQU CYREG_PRT6_BIE
Mode_Switch__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Mode_Switch__BYP EQU CYREG_PRT6_BYP
Mode_Switch__CTL EQU CYREG_PRT6_CTL
Mode_Switch__DM0 EQU CYREG_PRT6_DM0
Mode_Switch__DM1 EQU CYREG_PRT6_DM1
Mode_Switch__DM2 EQU CYREG_PRT6_DM2
Mode_Switch__DR EQU CYREG_PRT6_DR
Mode_Switch__INP_DIS EQU CYREG_PRT6_INP_DIS
Mode_Switch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Mode_Switch__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Mode_Switch__LCD_EN EQU CYREG_PRT6_LCD_EN
Mode_Switch__MASK EQU 0x40
Mode_Switch__PORT EQU 6
Mode_Switch__PRT EQU CYREG_PRT6_PRT
Mode_Switch__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Mode_Switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Mode_Switch__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Mode_Switch__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Mode_Switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Mode_Switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Mode_Switch__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Mode_Switch__PS EQU CYREG_PRT6_PS
Mode_Switch__SHIFT EQU 6
Mode_Switch__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
