
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088202                       # Number of seconds simulated
sim_ticks                                 88201501000                       # Number of ticks simulated
final_tick                                88201501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1257620                       # Simulator instruction rate (inst/s)
host_op_rate                                  2070696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2487657881                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663696                       # Number of bytes of host memory used
host_seconds                                    35.46                       # Real time elapsed on the host
sim_insts                                    44589700                       # Number of instructions simulated
sim_ops                                      73417828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6829                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             256141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4699058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4955199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        256141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            256141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4699058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4955199                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877736                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176403002                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589700                       # Number of instructions committed
system.cpu.committedOps                      73417828                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895904                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232449                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895904                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691533                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686398                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176403002                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574733                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543763     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417828                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.949301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.681659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.949301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433951                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839010                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5793840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5793840                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26632850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26632850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26632850                       # number of overall hits
system.cpu.dcache.overall_hits::total        26632850                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38726                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22688                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61414                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61414                       # number of overall misses
system.cpu.dcache.overall_misses::total         61414                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    989211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    989211000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    607745500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    607745500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1596956500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1596956500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1596956500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1596956500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002301                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25543.846511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25543.846511                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26787.090092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26787.090092                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26003.134464                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26003.134464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26003.134464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26003.134464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43575                       # number of writebacks
system.cpu.dcache.writebacks::total             43575                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38726                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22688                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61414                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61414                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    950485000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    950485000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    585057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    585057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1535542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1535542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1535542500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1535542500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24543.846511                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24543.846511                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25787.090092                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25787.090092                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25003.134464                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25003.134464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25003.134464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25003.134464                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44911                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.276750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169736.229462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.276750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834131                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916536                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916536                       # number of overall hits
system.cpu.icache.overall_hits::total        59916536                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55161500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55161500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55161500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55161500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55161500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55161500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 156264.872521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 156264.872521                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 156264.872521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 156264.872521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 156264.872521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 156264.872521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54808500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54808500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54808500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54808500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 155264.872521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 155264.872521                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 155264.872521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 155264.872521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 155264.872521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 155264.872521                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2017.850332                       # Cycle average of tags in use
system.l2.tags.total_refs                      106723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24184                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.412959                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.429205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.503659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2004.917467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.978964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985278                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    877968                       # Number of tag accesses
system.l2.tags.data_accesses                   877968                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43575                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43575                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15991                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15991                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   259                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21357                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21616                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21616                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21616                       # number of overall hits
system.l2.overall_hits::total                   21616                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6438                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17369                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23807                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24160                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23807                       # number of overall misses
system.l2.overall_misses::total                 24160                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    380399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     380399000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     54277000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54277000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    668147000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    668147000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      54277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1048546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1102823000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     54277000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1048546000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1102823000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15991                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45776                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45776                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961326                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448510                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527787                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527787                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 59086.517552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59086.517552                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 153759.206799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 153759.206799                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 38467.787437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38467.787437                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 153759.206799                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44043.600622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45646.647351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 153759.206799                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44043.600622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45646.647351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21745                       # number of writebacks
system.l2.writebacks::total                     21745                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6438                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17369                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24160                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    316019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    316019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50747000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    494457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    494457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    810476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    861223000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    810476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    861223000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448510                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527787                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 49086.517552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49086.517552                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 143759.206799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 143759.206799                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 28467.787437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28467.787437                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 143759.206799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 34043.600622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35646.647351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 143759.206799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 34043.600622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35646.647351                       # average overall mshr miss latency
system.l2.replacements                          22136                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6317.148613                       # Cycle average of tags in use
system.l3.tags.total_refs                       46002                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6829                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.736272                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        313.347927                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6003.800686                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.019125                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.366443                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.385568                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6828                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6774                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.416748                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     98833                       # Number of tag accesses
system.l3.tags.data_accesses                    98833                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21745                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21745                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17272                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17272                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17331                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17331                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17331                       # number of overall hits
system.l3.overall_hits::total                   17331                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             450                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6476                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6829                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data               6476                       # number of overall misses
system.l3.overall_misses::total                  6829                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    244227500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     244227500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     46864000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18410000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     65274000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      46864000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     262637500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        309501500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     46864000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    262637500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       309501500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21745                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21745                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6438                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6438                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17369                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17722                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23807                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24160                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23807                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24160                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990836                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990836                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005585                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025392                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272021                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.282657                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272021                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.282657                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 38286.173381                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 38286.173381                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 132759.206799                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 189793.814433                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 145053.333333                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 132759.206799                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 40555.512662                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 45321.642993                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 132759.206799                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 40555.512662                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 45321.642993                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          450                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6476                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6829                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6476                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6829                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    142163500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    142163500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     41216000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     16858000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     58074000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     41216000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    159021500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    200237500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     41216000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    159021500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    200237500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990836                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990836                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005585                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025392                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272021                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.282657                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272021                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.282657                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 22286.173381                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 22286.173381                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 116759.206799                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 173793.814433                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 129053.333333                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 116759.206799                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 24555.512662                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 29321.642993                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 116759.206799                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 24555.512662                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 29321.642993                       # average overall mshr miss latency
system.l3.replacements                              1                       # number of replacements
system.membus.snoop_filter.tot_requests          6829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                450                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           450                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6829                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6833000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34149000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106723                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            295                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65320                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1728                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6697                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5695872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5721344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22137                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003516                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059191                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83609     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    295      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96981500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76130000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88201501000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17722                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21745                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              98                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6438                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6438                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17722                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70162                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2937920                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               1                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            46003                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.004662                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  46002    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              46003                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44746000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36240000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
