
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188637                       # Simulator instruction rate (inst/s)
host_mem_usage                              201542836                       # Number of bytes of host memory used
host_op_rate                                   216704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 83394.12                       # Real time elapsed on the host
host_tick_rate                               12840962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 15731231515                       # Number of instructions simulated
sim_ops                                   18071866942                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  118                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  143                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  167                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5522102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11043570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.429946                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      364066067                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    381500863                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1769811                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    561127256                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13185344                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13274596                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses        89252                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      765054311                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       83798200                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          144                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1404687470                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1385333495                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1761510                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         750021936                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    275054739                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17368428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     93467824                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3799119030                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4437850302                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2555754428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.736415                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.652160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1433291629     56.08%     56.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    238942218      9.35%     65.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    283108298     11.08%     76.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     54481703      2.13%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    167489979      6.55%     85.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     47564745      1.86%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     29722993      1.16%     88.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     26098124      1.02%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    275054739     10.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2555754428                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     82245568                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3806698982                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            792229324                       # Number of loads committed
system.switch_cpus0.commit.membars           19297920                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2743840757     61.83%     61.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    222126741      5.01%     66.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     32084830      0.72%     67.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21227845      0.48%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8734346      0.20%     68.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     28946858      0.65%     68.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34832670      0.78%     69.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4873140      0.11%     69.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     30215071      0.68%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1929728      0.04%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    792229324     17.85%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    516808992     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4437850302                       # Class of committed instruction
system.switch_cpus0.commit.refs            1309038316                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        267250584                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3799119030                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4437850302                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.675949                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.675949                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1605439009                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8322                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    363204186                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4548805287                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       245684838                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        577805419                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1827498                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        60892                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    137252932                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          765054311                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        440334953                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2125028428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       954399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3925823845                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3671598                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.297917                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    441145341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    461049611                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.528741                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.781404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.889716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1694164958     65.97%     65.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       112310572      4.37%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        62272085      2.42%     72.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        83080258      3.24%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        83780838      3.26%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        61916972      2.41%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       142534414      5.55%     87.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        34945518      1.36%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       293004083     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2394344                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       757627776                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.755479                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1345223374                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         519997451                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      123432755                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    807158820                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17429134                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       259884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    522604865                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4531310656                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    825225923                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3095183                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4508090713                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1080654                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     46047346                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1827498                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     51001422                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        71042                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    221828009                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        96906                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18818970                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     14929494                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      5795873                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        96906                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       979718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1414626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4556242705                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4487919796                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583223                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2657306031                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.747625                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4488169916                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5393387155                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3191385937                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.479401                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.479401                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2767898775     61.36%     61.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    222158731      4.92%     66.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     34026859      0.75%     67.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21228513      0.47%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9530895      0.21%     67.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29885357      0.66%     68.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34832675      0.77%     69.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5833194      0.13%     69.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     37355151      0.83%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1929728      0.04%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            4      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    825458054     18.30%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    521047896     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4511185896                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           87076329                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019302                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       14485995     16.64%     16.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3844149      4.41%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           66      0.00%     21.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3433412      3.94%     24.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2418947      2.78%     27.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     27.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1844670      2.12%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      25847561     29.68%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     35201528     40.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4280715745                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  11056733693                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4198235496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4245824291                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4513881521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4511185896                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17429135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     93460347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9318                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        60707                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    184261960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009698                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756686                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.158605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1146192895     44.63%     44.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    389173619     15.15%     59.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    262194891     10.21%     70.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    200207616      7.80%     77.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    206469276      8.04%     85.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    153977313      6.00%     91.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    113871031      4.43%     96.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     49374664      1.92%     98.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     46548393      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009698                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.756685                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     317546416                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    620733444                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    289684300                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    379043228                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     45938679                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     39442157                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    807158820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    522604865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5037734938                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     200172932                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      231253383                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4920665182                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     104353299                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       303752685                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     293071266                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents     15302710                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8065620220                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4539056116                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5048762474                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        646428162                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29904026                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1827498                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    484139243                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       128097282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5394573106                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    900608725                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     26324245                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        788280066                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17429147                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    429346501                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6812016281                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9074899038                       # The number of ROB writes
system.switch_cpus0.timesIdled                     18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       353183354                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      224279139                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    80.604920                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      243314868                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    301861064                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      4701366                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    418444592                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     16018850                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     16024733                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         5883                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      494363261                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       20662926                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          115                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        902338395                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       888493338                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      4700177                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         466528119                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    196564567                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     21188585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    121774983                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3122919118                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3479059499                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2550350834                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.364149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.437692                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1532271826     60.08%     60.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    383264542     15.03%     75.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    233067891      9.14%     84.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     53791435      2.11%     86.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     32925322      1.29%     87.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     18542151      0.73%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     28105409      1.10%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     71817691      2.82%     92.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    196564567      7.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2550350834                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     18915188                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2976549733                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            737875970                       # Number of loads committed
system.switch_cpus1.commit.membars           23542475                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2115175003     60.80%     60.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    122441974      3.52%     64.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2354154      0.07%     64.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     39150208      1.13%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     25897275      0.74%     66.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     10657784      0.31%     66.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     35314147      1.02%     67.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     42497440      1.22%     68.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      5946632      0.17%     68.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     41503844      1.19%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2354176      0.07%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    737875970     21.21%     91.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    297890892      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3479059499                       # Class of committed instruction
system.switch_cpus1.commit.refs            1035766862                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        311815194                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3122919118                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3479059499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.822311                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.822311                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1825867694                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1215                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    236656062                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3652113823                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       154339798                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        461781435                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       4734956                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         4147                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    121285773                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          494363261                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        265450216                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2295486549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       906271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3360259723                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        9472290                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.192508                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    267786799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    279996644                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.308507                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568009660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.457039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.798456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1832394831     71.35%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       168327007      6.55%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        50974020      1.98%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        57020517      2.22%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        59005890      2.30%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        20923947      0.81%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        29442328      1.15%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        16312254      0.64%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       333608866     12.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568009660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                   1581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5246705                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       475413788                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.391220                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1089265501                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         301241402                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      227549222                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    759473525                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     21263847                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      2511748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    303323661                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3600729685                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    788024099                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      8176784                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3572668972                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      10185090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    106984015                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       4734956                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    120805906                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1582450                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     29280994                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          951                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        46224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     29288822                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21597555                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      5432769                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        46224                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1474440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      3772265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3473792056                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3536384831                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.682871                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2372153338                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.377091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3538060139                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3991486891                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2573107912                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.216085                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.216085                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2147796473     59.98%     59.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    122452082      3.42%     63.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2354154      0.07%     63.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     41502556      1.16%     64.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     25898235      0.72%     65.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     11665025      0.33%     65.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     36478628      1.02%     66.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     42497450      1.19%     67.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      7118741      0.20%     68.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     49852561      1.39%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2354176      0.07%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          143      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    789436339     22.05%     91.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    301439035      8.42%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3580845758                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           64318282                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017962                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       12384948     19.26%     19.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          104      0.00%     19.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4638696      7.21%     26.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3061426      4.76%     31.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            5      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1085335      1.69%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      28002814     43.54%     76.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     15144954     23.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3264010804                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   9048152864                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3198884523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3281488081                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3579465837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3580845758                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     21263848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    121670183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        83530                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        75263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    223548022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568009660                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.394405                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.005243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1302338087     50.71%     50.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    484319082     18.86%     69.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    222459737      8.66%     78.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    165260319      6.44%     84.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    129277827      5.03%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     60182477      2.34%     92.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    125606588      4.89%     96.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     44361320      1.73%     98.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     34204223      1.33%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568009660                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.394404                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     381153076                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    745950122                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    337500308                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    440957948                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     70883031                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     23388036                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    759473525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    303323661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     4213890845                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     244217258                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      498811090                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3877167273                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     256365519                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       203532175                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      33000870                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        67551                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6400721443                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3623877244                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   4059918467                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        530053639                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      19387301                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       4734956                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    360498617                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       182751186                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   4013122752                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    970379179                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     28982913                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        733805998                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     21263851                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    506197949                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5954618890                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7219328194                       # The number of ROB writes
system.switch_cpus1.timesIdled                     14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       418163600                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      271069903                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    90.317601                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      229351992                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    253939421                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      2585782                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    436499811                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     18673803                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     18929750                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses       255947                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      579860191                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       51562308                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          357                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        987161142                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       967676439                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      2499757                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         559627914                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    204952095                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     24587291                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    131200639                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2997087491                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3471202361                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2550941942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.360753                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.447198                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1614541515     63.29%     63.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    290638107     11.39%     74.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    187359249      7.34%     82.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     62213923      2.44%     84.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     86581619      3.39%     87.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     30687014      1.20%     89.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     37953259      1.49%     90.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     36015161      1.41%     91.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    204952095      8.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2550941942                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     49267113                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2912760202                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            651245572                       # Number of loads committed
system.switch_cpus2.commit.membars           27318752                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2002533702     57.69%     57.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    103753170      2.99%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     45432182      1.31%     61.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     30051317      0.87%     62.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     12367798      0.36%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     40978707      1.18%     64.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     49315055      1.42%     65.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      6900921      0.20%     66.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     42785119      1.23%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      2731795      0.08%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc       170738      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    651245572     18.76%     86.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    482936285     13.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3471202361                       # Class of committed instruction
system.switch_cpus2.commit.refs            1134181857                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        406303512                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2997087491                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3471202361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.856836                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856836                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1619413159                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred        86042                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    228638228                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3627547623                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       319645158                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        545190245                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       2549537                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts       333459                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     81211891                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          579860191                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        482998375                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2080465166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       596783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3167526859                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        5271124                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.225801                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    484909197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    299588103                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.233455                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568009991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.423688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.656939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1828887381     71.22%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        90430482      3.52%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       105490683      4.11%     78.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        64376800      2.51%     81.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4       106286764      4.14%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        49331303      1.92%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        30961799      1.21%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        34030729      1.33%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       258214050     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568009991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                   1250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2951522                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       569305014                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.395091                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1198799969                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         487663341                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       21211606                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    672142206                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     24675164                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        22020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    491439402                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3602378145                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    711136628                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4043371                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3582608322                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1034296                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     13823450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2549537                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     14877491                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1838                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     73246279                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2044                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        78262                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     40972983                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     20896622                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      8503087                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        78262                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1391963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1559559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3457278870                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3539871706                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600213                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2075102405                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.378449                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3540554433                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3897221566                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2302375651                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.167085                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167085                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2035309051     56.75%     56.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    103783936      2.89%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     48184796      1.34%     60.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     30052363      0.84%     61.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     13021854      0.36%     62.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     42304046      1.18%     63.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     49315066      1.37%     64.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      8259990      0.23%     64.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     52908833      1.48%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2731795      0.08%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       170741      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    711319717     19.83%     86.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    489289508     13.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3586651696                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           86258103                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.024050                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6881355      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult       5426339      6.29%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          118      0.00%     14.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      5052888      5.86%     20.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      3184161      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            4      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1349507      1.56%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      32041681     37.15%     62.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     32322050     37.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3168826697                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8845509837                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3101762430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3168199916                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3577702980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3586651696                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     24675165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    131175710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        17296                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        87874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    264513716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568009991                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.396666                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.969525                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1328997554     51.75%     51.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    386233075     15.04%     66.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    270074127     10.52%     77.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    182762711      7.12%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    156960450      6.11%     90.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     91524065      3.56%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     71860412      2.80%     96.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     41423139      1.61%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     38174458      1.49%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568009991                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.396665                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     504083102                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    982078942                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    438109276                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    565431823                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     34080487                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     20565336                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    672142206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    491439402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5053686029                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     283394481                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       45699975                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3769617288                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      28231400                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       360146007                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     136762106                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        68242                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6727931611                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3611791876                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3947833749                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        585215417                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents     235843851                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       2549537                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    457957578                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       178216396                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3883893382                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1116441474                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     33621139                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        429068539                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     24675327                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    626219778                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5948390676                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         7221878369                       # The number of ROB writes
system.switch_cpus2.timesIdled                     12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       518807629                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      327042108                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        23145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31799632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     63599266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1788                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5433617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2334395                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3187075                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88483                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5433617                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8296269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8269401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16565670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16565670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    503416448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    502214912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1005631360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1005631360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5522100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5522100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5522100                       # Request fanout histogram
system.membus.reqLayer0.occupancy         17427857143                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         17398943624                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        52473824991                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    109603328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    117345920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data    127031936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         353991936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    149424512                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      149424512                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       856276                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       916765                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       992437                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2765562                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1167379                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1167379                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data    102350688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data    109580939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data    118626015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            330567683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     139536836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           139536836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     139536836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data    102350688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data    109580939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data    118626015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           470104519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2334758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1712201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1833020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1983835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000183063804                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       131695                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       131695                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9621957                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2205412                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2765562                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1167379                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5531124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2334758                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1900                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           330669                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           358874                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           359672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           356849                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           357249                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           365592                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           350055                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           340274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           354313                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           350955                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          359339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          355864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          351439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          326536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          309186                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          302358                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           138566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           158362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           164090                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           158174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           162690                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           154488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           134124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           129404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           139746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           141284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          153064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          155325                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          156134                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          143040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          124890                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          121346                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                146831257367                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               27646120000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           250504207367                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    26555.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               45305.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3026000                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1072722                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                54.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.95                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5531124                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2334758                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2512058                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2535343                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 240719                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 219044                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  11577                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   9936                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    301                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    244                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                100827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                103626                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                129555                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                130926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                132965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                132961                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                132987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                132900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                132792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                132844                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                132972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                133288                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                134220                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                136637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                135458                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                132245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                131955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                131848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3634                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    93                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3765227                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   133.668426                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.007728                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    67.107688                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       229839      6.10%      6.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3424501     90.95%     97.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        47645      1.27%     98.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        14294      0.38%     98.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13715      0.36%     99.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14372      0.38%     99.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        20588      0.55%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          217      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           56      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3765227                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       131695                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.984737                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    39.829485                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.510813                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              5      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           597      0.45%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         6751      5.13%      5.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        20932     15.89%     21.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        31412     23.85%     45.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        29735     22.58%     67.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        20844     15.83%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        11801      8.96%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         5789      4.40%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2415      1.83%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          898      0.68%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          363      0.28%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          108      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           36      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       131695                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       131695                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.728289                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.695843                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.071212                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           27834     21.14%     21.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2360      1.79%     22.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           89683     68.10%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2726      2.07%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            8346      6.34%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             229      0.17%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             470      0.36%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              24      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              21      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       131695                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             353870336                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 121600                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              149422528                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              353991936                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           149424512                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      330.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      139.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   330.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   139.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.67                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860263825                       # Total gap between requests
system.mem_ctrls0.avgGap                    272279.77                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    109580864                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    117313280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data    126965440                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    149422528                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3466.370595683608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 102329710.350001201034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2868.720492979538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 109550459.125861510634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3705.430636765237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 118563919.149792954326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 139534983.133596628904                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1712552                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1833530                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1984874                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2334758                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2373778                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  81765335246                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1990640                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  76037489570                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      2627230                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  92694390903                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24929838819656                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     40927.21                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     47744.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     41471.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     41470.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     42374.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     46700.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  10677697.14                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         13103035260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          6964424610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        19349328600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5923807380                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    438232248990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     42172812960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      610278326280                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       569.895163                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 105768368886                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 929333998838                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         13780699800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7324611855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        20129330760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6263467560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    439189609020                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     41366618400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      612587005875                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       572.051073                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 103669879164                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 931432488560                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    109086080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    117081472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data    126660864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         352836864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    149378048                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      149378048                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       852235                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       914699                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       989538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2756538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1167016                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1167016                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data    101867667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data    109333990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data    118279497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            329489044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            7889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     139493446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           139493446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     139493446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data    101867667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data    109333990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data    118279497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           468982490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2334032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1704085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1828969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1978017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000179843730                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       131639                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       131639                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9595110                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2204728                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2756538                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1167016                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5513076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2334032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1873                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           330512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           356490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           358752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           359487                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           351185                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           367391                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           345599                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           339574                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           351333                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           345015                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          357228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          357191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          348729                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          330061                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          307475                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          305181                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           138126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           155104                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           163180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           160522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           159222                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           158806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           132851                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           131194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           138100                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           142362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          150012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          158056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          156876                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          141786                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          125658                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          122148                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                146398316403                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               27556015000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           249733372653                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    26563.77                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               45313.77                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3016387                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1072162                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                54.73                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.94                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5513076                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2334032                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2504823                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2528053                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 239231                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 217591                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  11325                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   9703                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    257                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    210                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                100763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                103581                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                129671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                130943                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                132804                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                132834                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                132961                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                132905                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                132834                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                132779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                132830                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                133241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                134218                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                136616                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                135481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                132244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                131890                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                131785                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3551                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    77                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3756656                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.654084                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   126.989919                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    67.093964                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       230186      6.13%      6.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3415604     90.92%     97.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        47825      1.27%     98.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        14227      0.38%     98.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        13806      0.37%     99.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14113      0.38%     99.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        20661      0.55%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          167      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           67      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3756656                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       131639                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     41.865716                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.695694                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.566892                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           602      0.46%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         6888      5.23%      5.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        21482     16.32%     22.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        31193     23.70%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        29659     22.53%     68.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        20614     15.66%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        11707      8.89%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5651      4.29%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2425      1.84%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          876      0.67%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          349      0.27%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          128      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           42      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       131639                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       131639                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.730331                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.697532                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.077815                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           27889     21.19%     21.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2315      1.76%     22.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           89544     68.02%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2689      2.04%     93.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            8371      6.36%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             258      0.20%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             514      0.39%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              25      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              32      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       131639                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             352716992                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 119872                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              149376192                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              352836864                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           149378048                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      329.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      139.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   329.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   139.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.66                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860036560                       # Total gap between requests
system.mem_ctrls1.avgGap                    272931.13                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    109061440                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    117054016                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data    126593088                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    149376192                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2868.720492979538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 101844657.526646584272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 109308351.069256097078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 118216206.320039719343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 139491713.266160845757                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1704470                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1829398                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1979076                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2334032                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1988424                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  81358363093                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2145698                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  75923634289                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      2275612                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  92444965537                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24938314824178                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     41425.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     47732.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     56465.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     41501.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     49469.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     46711.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  10684649.92                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         13081465320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          6952959915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        19293800820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5924689560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    438239644170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     42166561440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      610191789705                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       569.814353                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 105752912287                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 929349455437                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         13741065660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7303549605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        20056188600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6258806100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    439153451070                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     41397038880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      612442768395                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       571.916380                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 103750595950                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 931351771774                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1922448247                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    482998303                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2405446550                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1922448247                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    482998303                       # number of overall hits
system.cpu2.icache.overall_hits::total     2405446550                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          862                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           934                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          862                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total          934                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6647814                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6647814                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6647814                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6647814                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1922449109                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    482998375                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2405447484                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1922449109                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    482998375                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2405447484                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 92330.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7117.573876                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 92330.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7117.573876                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu2.icache.writebacks::total              293                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      5315499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5315499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      5315499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5315499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 96645.436364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 96645.436364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 96645.436364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 96645.436364                       # average overall mshr miss latency
system.cpu2.icache.replacements                   293                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1922448247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    482998303                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2405446550                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          862                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          934                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6647814                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6647814                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    482998375                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2405447484                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 92330.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7117.573876                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      5315499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5315499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 96645.436364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 96645.436364                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2405447467                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              917                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2623170.629226                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   595.234802                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    28.692341                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.953902                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.045981                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      93812452793                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     93812452793                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    690207921                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    998190598                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1688398519                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    690207921                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    998190598                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1688398519                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      7003021                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     38379762                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      45382783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      7003021                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     38379762                       # number of overall misses
system.cpu2.dcache.overall_misses::total     45382783                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1354608651706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1354608651706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1354608651706                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1354608651706                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    697210942                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1036570360                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1733781302                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    697210942                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1036570360                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1733781302                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.010044                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.037026                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026176                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.010044                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.037026                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026176                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 35294.868470                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29848.514396                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 35294.868470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29848.514396                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        57135                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3790                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1851                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             41                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    30.867099                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    92.439024                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9576713                       # number of writebacks
system.cpu2.dcache.writebacks::total          9576713                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     27564711                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     27564711                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     27564711                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     27564711                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10815051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10815051                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10815051                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10815051                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 289242177940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 289242177940                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 289242177940                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 289242177940                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.010433                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006238                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.010433                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006238                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26744.411833                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26744.411833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26744.411833                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26744.411833                       # average overall mshr miss latency
system.cpu2.dcache.replacements              17818033                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    395853069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    540021556                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      935874625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6556260                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     38199645                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     44755905                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1340100425028                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1340100425028                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    578221201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    980630530                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.016293                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.066064                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045640                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 35081.488978                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29942.427151                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     27442637                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     27442637                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     10757008                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     10757008                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 286435581543                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 286435581543                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.018604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010969                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26627.811520                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26627.811520                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    294354852                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    458169042                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     752523894                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       446761                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       180117                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       626878                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  14508226678                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  14508226678                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    458349159                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    753150772                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001515                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000393                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80548.902536                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23143.620733                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       122074                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       122074                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        58043                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        58043                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   2806596397                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2806596397                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 48353.744586                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48353.744586                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     15390145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     24587085                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     39977230                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           95                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          288                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          383                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     18957237                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     18957237                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     24587373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     39977613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 65823.739583                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 49496.702350                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          166                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1269765                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1269765                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10407.909836                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10407.909836                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     15390240                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     24587124                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     39977364                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     24587124                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     39977364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1786171402                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         17818289                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           100.243710                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   137.774455                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   118.224864                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.538181                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.461816                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      58057379217                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     58057379217                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1890151308                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    440334882                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2330486190                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1890151308                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    440334882                       # number of overall hits
system.cpu0.icache.overall_hits::total     2330486190                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           998                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          928                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total          998                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6180774                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6180774                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6180774                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6180774                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1890152236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    440334952                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2330487188                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1890152236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    440334952                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2330487188                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 88296.771429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6193.160321                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 88296.771429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6193.160321                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          357                       # number of writebacks
system.cpu0.icache.writebacks::total              357                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4995243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4995243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4995243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4995243                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94249.867925                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94249.867925                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94249.867925                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94249.867925                       # average overall mshr miss latency
system.cpu0.icache.replacements                   357                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1890151308                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    440334882                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2330486190                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          998                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6180774                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6180774                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1890152236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    440334952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2330487188                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 88296.771429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6193.160321                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4995243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4995243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 94249.867925                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94249.867925                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.926379                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2330487171                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2375624.027523                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   596.415721                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    27.510658                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.955794                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.044088                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      90889001313                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     90889001313                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    629575194                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1033359307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1662934501                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    629575194                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1033359307                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1662934501                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5298470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     37438074                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42736544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5298470                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37438074                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42736544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1125990076506                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1125990076506                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1125990076506                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1125990076506                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    634873664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1070797381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1705671045                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    634873664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1070797381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1705671045                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034963                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.034963                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025056                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 30076.068457                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26347.242222                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 30076.068457                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26347.242222                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       836699                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86316                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.693440                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.030303                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8908909                       # number of writebacks
system.cpu0.dcache.writebacks::total          8908909                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25754873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25754873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25754873                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25754873                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11683201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11683201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11683201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11683201                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 274933207414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 274933207414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 274933207414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 274933207414                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010911                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010911                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006850                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23532.352770                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23532.352770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23532.352770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23532.352770                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16993595                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380044675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    534124426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      914169101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4939108                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     37230785                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42169893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1117123126614                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1117123126614                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    384983783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    571355211                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    956338994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044095                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 30005.360527                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26491.011647                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25640934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25640934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11589851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11589851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 272978002002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 272978002002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020285                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012119                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 23553.193393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23553.193393                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    499234881                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     748765400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       207289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       566651                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8866949892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8866949892                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    499442170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    749332051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000756                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42775.785941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15647.991254                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       113939                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       113939                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        93350                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93350                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1955205412                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1955205412                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20944.889255                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20944.889255                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17353427                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22915170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        15061                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    166330458                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    166330458                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17368488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22934896                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000867                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000860                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11043.785804                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8432.041874                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7546                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7546                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7515                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7515                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     75404859                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     75404859                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10033.913373                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10033.913373                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17368310                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22934718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17368310                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22934718                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1725778240                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16993851                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.553099                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   121.080025                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   134.919287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.472969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.527028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56066294939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56066294939                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    265450157                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2265654521                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    265450157                       # number of overall hits
system.cpu1.icache.overall_hits::total     2265654521                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total          932                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5012340                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5012340                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5012340                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5012340                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    265450215                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2265655453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    265450215                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2265655453                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 86419.655172                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5378.047210                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 86419.655172                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5378.047210                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu1.icache.writebacks::total              296                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4378500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4378500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4378500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4378500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91218.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91218.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91218.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91218.750000                       # average overall mshr miss latency
system.cpu1.icache.replacements                   296                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    265450157                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2265654521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5012340                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5012340                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    265450215                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2265655453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 86419.655172                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5378.047210                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4378500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4378500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 91218.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91218.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.105869                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2265655443                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              922                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2457326.944685                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   600.260265                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    22.845604                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.961956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.036612                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998567                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      88360563589                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     88360563589                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633389750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    934012211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1567401961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633389750                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    934012211                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1567401961                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6152122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     53787839                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      59939961                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6152122                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     53787839                       # number of overall misses
system.cpu1.dcache.overall_misses::total     59939961                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1868296854213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1868296854213                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1868296854213                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1868296854213                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    987800050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1627341922                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    987800050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1627341922                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009620                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054452                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036833                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009620                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054452                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036833                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 34734.558758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31169.470634                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 34734.558758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31169.470634                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        70240                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets    115374911                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3553                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets        1581228                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    19.769209                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.965386                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4570777                       # number of writebacks
system.cpu1.dcache.writebacks::total          4570777                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     44494349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     44494349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     44494349                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     44494349                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9293490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9293490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9293490                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9293490                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 248353591137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 248353591137                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 248353591137                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 248353591137                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009408                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005711                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009408                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005711                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26723.393595                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26723.393595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26723.393595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26723.393595                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15445526                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453503587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    657314804                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1110818391                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5814049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     53646720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     59460769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1861414234785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1861414234785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    710961524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1170279160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.075457                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050809                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 34697.633607                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31304.913577                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     44370919                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     44370919                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9275801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9275801                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 248089390779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 248089390779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 26745.872489                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26745.872489                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179886163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    276697407                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     456583570                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       141119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       479192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   6882619428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6882619428                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    276838526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    457062762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001048                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 48771.741778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14362.968138                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       123430                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       123430                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17689                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17689                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    264200358                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    264200358                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 14935.856069                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14935.856069                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     21188401                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     34684019                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          244                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          317                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     15265119                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     15265119                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     21188645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     34684336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 62561.963115                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48154.949527                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1031658                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1031658                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10214.435644                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10214.435644                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     21188442                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     34684133                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     21188442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     34684133                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1652215920                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15445782                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           106.968745                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   135.174024                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   120.825287                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.528024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.471974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      54310178294                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     54310178294                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      9982204                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7462123                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8833198                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26277527                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      9982204                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7462123                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8833198                       # number of overall hits
system.l2.overall_hits::total                26277527                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1708512                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1831464                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1981975                       # number of demand (read+write) misses
system.l2.demand_misses::total                5522101                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1708512                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1831464                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1981975                       # number of overall misses
system.l2.overall_misses::total               5522101                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4924353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 170512716966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4302189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 169967865183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      5236269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 195647291886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     536142336846                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4924353                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 170512716966                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4302189                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 169967865183                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      5236269                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 195647291886                       # number of overall miss cycles
system.l2.overall_miss_latency::total    536142336846                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11690716                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9293587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data     10815173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31799628                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11690716                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9293587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data     10815173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31799628                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.146143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.197068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.981818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.183259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173653                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.146143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.197068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.981818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.183259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173653                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 92912.320755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 99801.884310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 100050.906977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 92804.371357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 96967.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 98713.299555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97090.280827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 92912.320755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 99801.884310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 100050.906977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 92804.371357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 96967.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 98713.299555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97090.280827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2334395                       # number of writebacks
system.l2.writebacks::total                   2334395                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1708511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1831464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1981975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5522100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1708511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1831464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1981975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5522100                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4472533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 155908367788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3936332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 154314251061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4775694                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 178706329753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 488942133161                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4472533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 155908367788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3936332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 154314251061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4775694                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 178706329753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 488942133161                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.146143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.197068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.981818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.183259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.146143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.197068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.981818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.183259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173653                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84387.415094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 91253.944393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91542.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 84257.321499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88438.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 90165.784005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88542.788642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84387.415094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 91253.944393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91542.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 84257.321499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88438.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 90165.784005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88542.788642                       # average overall mshr miss latency
system.l2.replacements                        5522708                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13847271                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13847271                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13847271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13847271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          154                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              154                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          154                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          154                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          550                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           550                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        82201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        75433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        33348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                190982                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        11149                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        52638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        24696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88483                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1086199932                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   5131181664                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   2434267941                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8651649537                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        93350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       128071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        58044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            279465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.119432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.411006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.425470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 97425.771997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 97480.558988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 98569.320578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97777.533956                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        11149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        52638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        24696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    990883110                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4681238823                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2223242812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7895364745                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.119432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.411006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.425470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 88876.411337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 88932.687849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90024.409297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89230.301244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4924353                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4302189                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      5236269                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14462811                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.977273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.981818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 92912.320755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 100050.906977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 96967.944444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96418.740000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4472533                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3936332                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4775694                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     13184559                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.977273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.981818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 84387.415094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 91542.604651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 88438.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87897.060000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      9900003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7386690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      8799850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26086543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1697363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1778826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1957279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5433468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 169426517034                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 164836683519                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 193213023945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 527476224498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11597366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9165516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data     10757129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31520011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.146358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.194078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.181952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99817.491623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92665.996291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98715.116212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97079.107579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1697362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1778826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1957279                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5433467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 154917484678                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 149633012238                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 176483086941                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 481033583857                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.146358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.194078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.181952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.172382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91269.561047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 84118.970736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90167.567803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88531.610454                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    82888047                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5555476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.920062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.282072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      947.948059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      671.190812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      751.683385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.231363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  9409.152691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.189662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  9910.128459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.226581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 11067.966917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.028929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.022940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.287145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.302433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.337768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1022860564                       # Number of tag accesses
system.l2.tags.data_accesses               1022860564                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          31520167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16181666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21140518                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           279465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          279465                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           156                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31520011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35072148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     27880769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     32445519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              95398898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        13568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2223760768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1519847168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   2099175680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5842822784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5522712                       # Total snoops (count)
system.tol2bus.snoopTraffic                 298803072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37322344                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000669                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37297409     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24919      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37322344                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49618398822                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            114675                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24394285672                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            110505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       19397629466                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       22567457725                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
