{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763088382635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763088382636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 19:46:22 2025 " "Processing started: Thu Nov 13 19:46:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763088382636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088382636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088382636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763088383311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763088383311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/vga_text.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/vga_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text " "Found entity 1: vga_text" {  } { { "../src/vga_text.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/interrupt_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/interrupt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Found entity 1: interrupt_logic" {  } { { "../src/interrupt_logic.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/interrupt_logic.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../src/hex_display.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/hex_display.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/font8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/font8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 font8x8 " "Found entity 1: font8x8" {  } { { "../src/font8x8.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x8.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "../src/memory_interface.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/uart_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/uart_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_simple " "Found entity 1: uart_simple" {  } { { "../src/uart_simple.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/timing_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/timing_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_unit " "Found entity 1: timing_unit" {  } { { "../src/timing_unit.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/timing_unit.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/step_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/step_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_pulse " "Found entity 1: step_pulse" {  } { { "../src/step_pulse.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/step_pulse.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/status_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/status_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_flags " "Found entity 1: status_flags" {  } { { "../src/status_flags.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/status_flags.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/stack_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/stack_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_unit " "Found entity 1: stack_unit" {  } { { "../src/stack_unit.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/stack_unit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/rom_program.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/rom_program.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_program " "Found entity 1: rom_program" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/microcode_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/microcode_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 microcode_rom " "Found entity 1: microcode_rom" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/control_unit.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/clock_divider.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/alu.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/addressing_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/addressing_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 addressing_unit " "Found entity 1: addressing_unit" {  } { { "../src/addressing_unit.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/addressing_unit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file main_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_fpga " "Found entity 1: main_fpga" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/s0l1d/onedrive/desktop/final_project_6502/src/font8x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/font8x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 font8x16 " "Found entity 1: font8x16" {  } { { "../src/font8x16.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "pll_vga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088391553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088391553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_fpga " "Elaborating entity \"main_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763088391747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:u_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:u_div\"" {  } { { "main_fpga.v" "u_div" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088391787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_pulse step_pulse:u_step " "Elaborating entity \"step_pulse\" for hierarchy \"step_pulse:u_step\"" {  } { { "main_fpga.v" "u_step" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088391800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 step_pulse.v(39) " "Verilog HDL assignment warning at step_pulse.v(39): truncated value with size 32 to match size of target (20)" {  } { { "../src/step_pulse.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/step_pulse.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088391803 "|main_fpga|step_pulse:u_step"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga pll_vga:u_pll " "Elaborating entity \"pll_vga\" for hierarchy \"pll_vga:u_pll\"" {  } { { "main_fpga.v" "u_pll" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088391830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_vga:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_vga:u_pll\|altpll:altpll_component\"" {  } { { "pll_vga.v" "altpll_component" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088391934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_vga:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_vga:u_pll\|altpll:altpll_component\"" {  } { { "pll_vga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088391964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_vga:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_vga:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4000 " "Parameter \"clk0_divide_by\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763088391965 ""}  } { { "pll_vga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763088391965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga_altpll " "Found entity 1: pll_vga_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/db/pll_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763088392080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088392080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga_altpll pll_vga:u_pll\|altpll:altpll_component\|pll_vga_altpll:auto_generated " "Elaborating entity \"pll_vga_altpll\" for hierarchy \"pll_vga:u_pll\|altpll:altpll_component\|pll_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_interface memory_interface:u_memif " "Elaborating entity \"memory_interface\" for hierarchy \"memory_interface:u_memif\"" {  } { { "main_fpga.v" "u_memif" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_program memory_interface:u_memif\|rom_program:u_rom " "Elaborating entity \"rom_program\" for hierarchy \"memory_interface:u_memif\|rom_program:u_rom\"" {  } { { "../src/memory_interface.v" "u_rom" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392163 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading WOZMON ROM from vwoz.hex... rom_program.v(28) " "Verilog HDL Display System Task info at rom_program.v(28): Loading WOZMON ROM from vwoz.hex..." {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088392213 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "162 0 16383 rom_program.v(29) " "Verilog HDL warning at rom_program.v(29): number of words (162) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1763088392221 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ROM loaded. First 16 bytes: rom_program.v(31) " "Verilog HDL Display System Task info at rom_program.v(31): ROM loaded. First 16 bytes:" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 31 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088392221 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rom_program.v(33) " "Verilog HDL warning at rom_program.v(33): ignoring unsupported system task" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1763088392221 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "rom_program.v(34) " "Verilog HDL warning at rom_program.v(34): ignoring unsupported system task" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1763088392222 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom_program.v(24) " "Net \"rom.data_a\" at rom_program.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763088392862 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom_program.v(24) " "Net \"rom.waddr_a\" at rom_program.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763088392862 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom_program.v(24) " "Net \"rom.we_a\" at rom_program.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rom_program.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763088392863 "|main_fpga|memory_interface:u_memif|rom_program:u_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_simple memory_interface:u_memif\|uart_simple:u_uart " "Elaborating entity \"uart_simple\" for hierarchy \"memory_interface:u_memif\|uart_simple:u_uart\"" {  } { { "../src/memory_interface.v" "u_uart" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_simple.v(57) " "Verilog HDL assignment warning at uart_simple.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_simple.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392897 "|main_fpga|memory_interface:u_memif|uart_simple:u_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_simple.v(80) " "Verilog HDL assignment warning at uart_simple.v(80): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_simple.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392898 "|main_fpga|memory_interface:u_memif|uart_simple:u_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:u_main " "Elaborating entity \"main\" for hierarchy \"main:u_main\"" {  } { { "main_fpga.v" "u_main" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file main:u_main\|register_file:u_regfile " "Elaborating entity \"register_file\" for hierarchy \"main:u_main\|register_file:u_regfile\"" {  } { { "main.v" "u_regfile" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 register_file.v(77) " "Verilog HDL assignment warning at register_file.v(77): truncated value with size 32 to match size of target (8)" {  } { { "../src/register_file.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392924 "|main_fpga|main:u_main|register_file:u_regfile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 register_file.v(78) " "Verilog HDL assignment warning at register_file.v(78): truncated value with size 32 to match size of target (8)" {  } { { "../src/register_file.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392924 "|main_fpga|main:u_main|register_file:u_regfile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 register_file.v(84) " "Verilog HDL assignment warning at register_file.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../src/register_file.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392925 "|main_fpga|main:u_main|register_file:u_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_flags main:u_main\|register_file:u_regfile\|status_flags:u_flags " "Elaborating entity \"status_flags\" for hierarchy \"main:u_main\|register_file:u_regfile\|status_flags:u_flags\"" {  } { { "../src/register_file.v" "u_flags" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu main:u_main\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"main:u_main\|alu:u_alu\"" {  } { { "main.v" "u_alu" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_logic main:u_main\|interrupt_logic:u_irq " "Elaborating entity \"interrupt_logic\" for hierarchy \"main:u_main\|interrupt_logic:u_irq\"" {  } { { "main.v" "u_irq" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit main:u_main\|control_unit:u_ctrl " "Elaborating entity \"control_unit\" for hierarchy \"main:u_main\|control_unit:u_ctrl\"" {  } { { "main.v" "u_ctrl" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcode_rom main:u_main\|control_unit:u_ctrl\|microcode_rom:u_micro " "Elaborating entity \"microcode_rom\" for hierarchy \"main:u_main\|control_unit:u_ctrl\|microcode_rom:u_micro\"" {  } { { "../src/control_unit.v" "u_micro" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/control_unit.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392970 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(92) " "Verilog HDL Case Statement warning at microcode_rom.v(92): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392972 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(103) " "Verilog HDL Case Statement warning at microcode_rom.v(103): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392972 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(118) " "Verilog HDL Case Statement warning at microcode_rom.v(118): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392972 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(129) " "Verilog HDL Case Statement warning at microcode_rom.v(129): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 129 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392972 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(144) " "Verilog HDL Case Statement warning at microcode_rom.v(144): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 144 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392972 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(155) " "Verilog HDL Case Statement warning at microcode_rom.v(155): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 155 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392972 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(170) " "Verilog HDL Case Statement warning at microcode_rom.v(170): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 170 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(181) " "Verilog HDL Case Statement warning at microcode_rom.v(181): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 181 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(196) " "Verilog HDL Case Statement warning at microcode_rom.v(196): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 196 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(207) " "Verilog HDL Case Statement warning at microcode_rom.v(207): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 207 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(218) " "Verilog HDL Case Statement warning at microcode_rom.v(218): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 218 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(229) " "Verilog HDL Case Statement warning at microcode_rom.v(229): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 229 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(245) " "Verilog HDL Case Statement warning at microcode_rom.v(245): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 245 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392973 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(260) " "Verilog HDL Case Statement warning at microcode_rom.v(260): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 260 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392974 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(275) " "Verilog HDL Case Statement warning at microcode_rom.v(275): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 275 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392974 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(290) " "Verilog HDL Case Statement warning at microcode_rom.v(290): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 290 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392974 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(305) " "Verilog HDL Case Statement warning at microcode_rom.v(305): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 305 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392974 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(320) " "Verilog HDL Case Statement warning at microcode_rom.v(320): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 320 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392974 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(335) " "Verilog HDL Case Statement warning at microcode_rom.v(335): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 335 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392975 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(349) " "Verilog HDL Case Statement warning at microcode_rom.v(349): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 349 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392975 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(363) " "Verilog HDL Case Statement warning at microcode_rom.v(363): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 363 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392975 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(377) " "Verilog HDL Case Statement warning at microcode_rom.v(377): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 377 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392975 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(395) " "Verilog HDL Case Statement warning at microcode_rom.v(395): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 395 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392975 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(418) " "Verilog HDL Case Statement warning at microcode_rom.v(418): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 418 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(427) " "Verilog HDL Case Statement warning at microcode_rom.v(427): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 427 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(438) " "Verilog HDL Case Statement warning at microcode_rom.v(438): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 438 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(447) " "Verilog HDL Case Statement warning at microcode_rom.v(447): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 447 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(458) " "Verilog HDL Case Statement warning at microcode_rom.v(458): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 458 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(467) " "Verilog HDL Case Statement warning at microcode_rom.v(467): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 467 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(478) " "Verilog HDL Case Statement warning at microcode_rom.v(478): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 478 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392976 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(487) " "Verilog HDL Case Statement warning at microcode_rom.v(487): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 487 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392977 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(498) " "Verilog HDL Case Statement warning at microcode_rom.v(498): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 498 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392977 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(514) " "Verilog HDL Case Statement warning at microcode_rom.v(514): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 514 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392977 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(530) " "Verilog HDL Case Statement warning at microcode_rom.v(530): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 530 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392977 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(546) " "Verilog HDL Case Statement warning at microcode_rom.v(546): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 546 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392977 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(567) " "Verilog HDL Case Statement warning at microcode_rom.v(567): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 567 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392978 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(579) " "Verilog HDL Case Statement warning at microcode_rom.v(579): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 579 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392978 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(592) " "Verilog HDL Case Statement warning at microcode_rom.v(592): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 592 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392978 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(604) " "Verilog HDL Case Statement warning at microcode_rom.v(604): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 604 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392978 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(616) " "Verilog HDL Case Statement warning at microcode_rom.v(616): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 616 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392978 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(630) " "Verilog HDL Case Statement warning at microcode_rom.v(630): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 630 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392978 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(657) " "Verilog HDL Case Statement warning at microcode_rom.v(657): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 657 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(669) " "Verilog HDL Case Statement warning at microcode_rom.v(669): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 669 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(696) " "Verilog HDL Case Statement warning at microcode_rom.v(696): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 696 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(704) " "Verilog HDL Case Statement warning at microcode_rom.v(704): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 704 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(716) " "Verilog HDL Case Statement warning at microcode_rom.v(716): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 716 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(724) " "Verilog HDL Case Statement warning at microcode_rom.v(724): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 724 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(735) " "Verilog HDL Case Statement warning at microcode_rom.v(735): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 735 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392979 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(744) " "Verilog HDL Case Statement warning at microcode_rom.v(744): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 744 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "microcode_rom.v(755) " "Verilog HDL Case Statement warning at microcode_rom.v(755): incomplete case statement has no default case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 755 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(102) " "Verilog HDL Case Statement warning at microcode_rom.v(102): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 102 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(117) " "Verilog HDL Case Statement warning at microcode_rom.v(117): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 117 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(128) " "Verilog HDL Case Statement warning at microcode_rom.v(128): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(143) " "Verilog HDL Case Statement warning at microcode_rom.v(143): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 143 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(154) " "Verilog HDL Case Statement warning at microcode_rom.v(154): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 154 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(169) " "Verilog HDL Case Statement warning at microcode_rom.v(169): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 169 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(180) " "Verilog HDL Case Statement warning at microcode_rom.v(180): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 180 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(195) " "Verilog HDL Case Statement warning at microcode_rom.v(195): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 195 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(206) " "Verilog HDL Case Statement warning at microcode_rom.v(206): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 206 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(217) " "Verilog HDL Case Statement warning at microcode_rom.v(217): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 217 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392980 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(228) " "Verilog HDL Case Statement warning at microcode_rom.v(228): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 228 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(244) " "Verilog HDL Case Statement warning at microcode_rom.v(244): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 244 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(259) " "Verilog HDL Case Statement warning at microcode_rom.v(259): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 259 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(274) " "Verilog HDL Case Statement warning at microcode_rom.v(274): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 274 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(289) " "Verilog HDL Case Statement warning at microcode_rom.v(289): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 289 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(304) " "Verilog HDL Case Statement warning at microcode_rom.v(304): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 304 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(319) " "Verilog HDL Case Statement warning at microcode_rom.v(319): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 319 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(334) " "Verilog HDL Case Statement warning at microcode_rom.v(334): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 334 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(348) " "Verilog HDL Case Statement warning at microcode_rom.v(348): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 348 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(362) " "Verilog HDL Case Statement warning at microcode_rom.v(362): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 362 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(376) " "Verilog HDL Case Statement warning at microcode_rom.v(376): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 376 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(394) " "Verilog HDL Case Statement warning at microcode_rom.v(394): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 394 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(417) " "Verilog HDL Case Statement warning at microcode_rom.v(417): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 417 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(426) " "Verilog HDL Case Statement warning at microcode_rom.v(426): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 426 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(437) " "Verilog HDL Case Statement warning at microcode_rom.v(437): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 437 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(446) " "Verilog HDL Case Statement warning at microcode_rom.v(446): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 446 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(457) " "Verilog HDL Case Statement warning at microcode_rom.v(457): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 457 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(466) " "Verilog HDL Case Statement warning at microcode_rom.v(466): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 466 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(477) " "Verilog HDL Case Statement warning at microcode_rom.v(477): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 477 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(486) " "Verilog HDL Case Statement warning at microcode_rom.v(486): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 486 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392981 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(497) " "Verilog HDL Case Statement warning at microcode_rom.v(497): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 497 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(513) " "Verilog HDL Case Statement warning at microcode_rom.v(513): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 513 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(529) " "Verilog HDL Case Statement warning at microcode_rom.v(529): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 529 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(545) " "Verilog HDL Case Statement warning at microcode_rom.v(545): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 545 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(566) " "Verilog HDL Case Statement warning at microcode_rom.v(566): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 566 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(578) " "Verilog HDL Case Statement warning at microcode_rom.v(578): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 578 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(591) " "Verilog HDL Case Statement warning at microcode_rom.v(591): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 591 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(603) " "Verilog HDL Case Statement warning at microcode_rom.v(603): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 603 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(615) " "Verilog HDL Case Statement warning at microcode_rom.v(615): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 615 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(629) " "Verilog HDL Case Statement warning at microcode_rom.v(629): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 629 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(640) " "Verilog HDL Case Statement warning at microcode_rom.v(640): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 640 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(641) " "Verilog HDL Case Statement warning at microcode_rom.v(641): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 641 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(642) " "Verilog HDL Case Statement warning at microcode_rom.v(642): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 642 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(643) " "Verilog HDL Case Statement warning at microcode_rom.v(643): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 643 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(644) " "Verilog HDL Case Statement warning at microcode_rom.v(644): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 644 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(645) " "Verilog HDL Case Statement warning at microcode_rom.v(645): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 645 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(646) " "Verilog HDL Case Statement warning at microcode_rom.v(646): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 646 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(656) " "Verilog HDL Case Statement warning at microcode_rom.v(656): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 656 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(668) " "Verilog HDL Case Statement warning at microcode_rom.v(668): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 668 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(680) " "Verilog HDL Case Statement warning at microcode_rom.v(680): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 680 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(681) " "Verilog HDL Case Statement warning at microcode_rom.v(681): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 681 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(682) " "Verilog HDL Case Statement warning at microcode_rom.v(682): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 682 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(683) " "Verilog HDL Case Statement warning at microcode_rom.v(683): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 683 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(688) " "Verilog HDL Case Statement warning at microcode_rom.v(688): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 688 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392982 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(689) " "Verilog HDL Case Statement warning at microcode_rom.v(689): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 689 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(695) " "Verilog HDL Case Statement warning at microcode_rom.v(695): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 695 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(703) " "Verilog HDL Case Statement warning at microcode_rom.v(703): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 703 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(715) " "Verilog HDL Case Statement warning at microcode_rom.v(715): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 715 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(723) " "Verilog HDL Case Statement warning at microcode_rom.v(723): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 723 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(734) " "Verilog HDL Case Statement warning at microcode_rom.v(734): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 734 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(743) " "Verilog HDL Case Statement warning at microcode_rom.v(743): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 743 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "microcode_rom.v(754) " "Verilog HDL Case Statement warning at microcode_rom.v(754): case item expression covers a value already covered by a previous case item" {  } { { "../src/microcode_rom.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v" 754 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1763088392983 "|main_fpga|main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text vga_text:u_vga " "Elaborating entity \"vga_text\" for hierarchy \"vga_text:u_vga\"" {  } { { "main_fpga.v" "u_vga" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088392994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_text.v(67) " "Verilog HDL assignment warning at vga_text.v(67): truncated value with size 32 to match size of target (10)" {  } { { "../src/vga_text.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392995 "|main_fpga|vga_text:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_text.v(69) " "Verilog HDL assignment warning at vga_text.v(69): truncated value with size 32 to match size of target (10)" {  } { { "../src/vga_text.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392995 "|main_fpga|vga_text:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text.v(94) " "Verilog HDL assignment warning at vga_text.v(94): truncated value with size 32 to match size of target (11)" {  } { { "../src/vga_text.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1763088392996 "|main_fpga|vga_text:u_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font8x16 vga_text:u_vga\|font8x16:u_font " "Elaborating entity \"font8x16\" for hierarchy \"vga_text:u_vga\|font8x16:u_font\"" {  } { { "../src/vga_text.v" "u_font" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088393006 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 font8x16.v(36) " "Net \"font_rom.data_a\" at font8x16.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../src/font8x16.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763088393060 "|main_fpga|vga_text:u_vga|font8x16:u_font"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 font8x16.v(36) " "Net \"font_rom.waddr_a\" at font8x16.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../src/font8x16.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763088393060 "|main_fpga|vga_text:u_vga|font8x16:u_font"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 font8x16.v(36) " "Net \"font_rom.we_a\" at font8x16.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "../src/font8x16.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763088393060 "|main_fpga|vga_text:u_vga|font8x16:u_font"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:u_hex0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:u_hex0\"" {  } { { "main_fpga.v" "u_hex0" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088393068 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_sys " "Found clock multiplexer clk_sys" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 39 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1763088393383 "|main_fpga|clk_sys"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1763088393383 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763088393670 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1763088393688 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1763088393688 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] VCC pin " "The pin \"GPIO\[33\]\" is fed by VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1763088393689 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1763088393689 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088393711 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1763088393711 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763088393711 "|main_fpga|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763088393711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763088393780 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763088394122 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763088394166 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1763088394166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763088394421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763088394421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main_fpga.v" "" { Text "C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763088394538 "|main_fpga|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763088394538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763088394540 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763088394540 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1763088394540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763088394540 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763088394540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763088394540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763088394578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 19:46:34 2025 " "Processing ended: Thu Nov 13 19:46:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763088394578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763088394578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763088394578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763088394578 ""}
