{
  "Top": "dummy_top_level_function",
  "RtlTop": "dummy_top_level_function",
  "RtlPrefix": "",
  "RtlSubPrefix": "dummy_top_level_function_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "point_arr_in": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "196672",
      "hwRefs": [
        {
          "type": "port",
          "interface": "point_arr_in_address0",
          "name": "point_arr_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_in_ce0",
          "name": "point_arr_in_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "point_arr_in_q0",
          "name": "point_arr_in_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "point_arr_in_address1",
          "name": "point_arr_in_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_in_ce1",
          "name": "point_arr_in_ce1",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "point_arr_in_q1",
          "name": "point_arr_in_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "point_arr_out": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "196672",
      "hwRefs": [
        {
          "type": "port",
          "interface": "point_arr_out_address0",
          "name": "point_arr_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_ce0",
          "name": "point_arr_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_we0",
          "name": "point_arr_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_d0",
          "name": "point_arr_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_address1",
          "name": "point_arr_out_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_ce1",
          "name": "point_arr_out_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_we1",
          "name": "point_arr_out_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "point_arr_out_d1",
          "name": "point_arr_out_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -output=C:\/Projects\/dummy_top_level_function.zip"
    ],
    "DirectiveTcl": [
      "set_directive_top dummy_top_level_function -name dummy_top_level_function",
      "set_directive_top dummy_top_level_function -name dummy_top_level_function",
      "set_directive_top dummy_top_level_function -name dummy_top_level_function"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dummy_top_level_function"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dummy_top_level_function",
    "Version": "1.0",
    "DisplayName": "Dummy_top_level_function",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dummy_top_level_function_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/parser.cxx",
      "..\/src\/debug.cxx"
    ],
    "Vhdl": [
      "impl\/vhdl\/dummy_top_level_function_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/dummy_top_level_function.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dummy_top_level_function_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/dummy_top_level_function.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/dummy_top_level_function.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Projects\/ParticleCoverHLS\/solution1\/.debug\/dummy_top_level_function.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "point_arr_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"point_arr_in_address0": "DATA"},
      "ports": ["point_arr_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_in"
        }]
    },
    "point_arr_in_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"point_arr_in_address1": "DATA"},
      "ports": ["point_arr_in_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_in"
        }]
    },
    "point_arr_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "192",
      "portMap": {"point_arr_in_q0": "DATA"},
      "ports": ["point_arr_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_in"
        }]
    },
    "point_arr_in_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "192",
      "portMap": {"point_arr_in_q1": "DATA"},
      "ports": ["point_arr_in_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_in"
        }]
    },
    "point_arr_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"point_arr_out_address0": "DATA"},
      "ports": ["point_arr_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_out"
        }]
    },
    "point_arr_out_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"point_arr_out_address1": "DATA"},
      "ports": ["point_arr_out_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_out"
        }]
    },
    "point_arr_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "192",
      "portMap": {"point_arr_out_d0": "DATA"},
      "ports": ["point_arr_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_out"
        }]
    },
    "point_arr_out_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "192",
      "portMap": {"point_arr_out_d1": "DATA"},
      "ports": ["point_arr_out_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "point_arr_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "point_arr_in_address0": {
      "dir": "out",
      "width": "11"
    },
    "point_arr_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "point_arr_in_q0": {
      "dir": "in",
      "width": "192"
    },
    "point_arr_in_address1": {
      "dir": "out",
      "width": "11"
    },
    "point_arr_in_ce1": {
      "dir": "out",
      "width": "1"
    },
    "point_arr_in_q1": {
      "dir": "in",
      "width": "192"
    },
    "point_arr_out_address0": {
      "dir": "out",
      "width": "11"
    },
    "point_arr_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "point_arr_out_we0": {
      "dir": "out",
      "width": "24"
    },
    "point_arr_out_d0": {
      "dir": "out",
      "width": "192"
    },
    "point_arr_out_address1": {
      "dir": "out",
      "width": "11"
    },
    "point_arr_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "point_arr_out_we1": {
      "dir": "out",
      "width": "24"
    },
    "point_arr_out_d1": {
      "dir": "out",
      "width": "192"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "dummy_top_level_function"},
    "Info": {"dummy_top_level_function": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"dummy_top_level_function": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.492"
        },
        "Loops": [{
            "Name": "copy_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "243",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "275",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-27 16:28:33 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
