$date
	Wed Feb 19 01:34:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 3 $ select [2:0] $end
$scope module uut $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 3 ' select [2:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010 (
b0 '
b11 &
b1111 %
b0 $
b11 #
b1111 "
b10010 !
$end
#10
b1100 (
b1100 !
b1 $
b1 '
#20
b11 (
b11 !
b10 $
b10 '
#30
b1111 (
b1111 !
b11 $
b11 '
#40
b1100 (
b1100 !
b100 $
b100 '
#50
b1111000 (
b1111000 !
b101 $
b101 '
#60
b1 (
b1 !
b110 $
b110 '
#70
b0 (
b0 !
b111 $
b111 '
