Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Sat Sep 08 14:01:13 2018
| Host         : DESKTOP-RORPLTQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.443    -2563.344                    571                54994       -1.077       -9.925                     15                54917        0.005        0.000                       0                 27158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
adc_clk_in                                               {0.000 2.000}        4.000           250.000         
clk_fpga_0                                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                                               {0.000 2.500}        5.000           200.000         
  mmcm_clk_0_s_1                                         {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s_1                                        {0.000 27.500}       55.000          18.182          
dac_clk_in                                               {0.000 1.080}        2.160           462.963         
  mmcm_clk_0_s                                           {0.000 1.080}        2.160           462.963         
  mmcm_clk_1_s                                           {0.000 4.320}        8.640           115.741         
  mmcm_fb_clk_s                                          {0.000 6.480}        12.960          77.160          
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1     {0.000 2.500}        5.000           200.000         
  clk_out1_system_refclk_clkgen_0_1                      {0.000 16.667}       33.333          30.000          
  clkfbout_system_refclk_clkgen_0_1                      {0.000 25.000}       50.000          20.000          
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                     {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                     {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in                                                     0.467        0.000                      0                 1794        0.054        0.000                      0                 1794        1.020        0.000                       0                  1192  
clk_fpga_0                                                     0.470        0.000                      0                31046        0.055        0.000                      0                31046        2.500        0.000                       0                 14790  
clk_fpga_1                                                    -0.548       -2.514                      8                 3573        0.055        0.000                      0                 3573        0.264        0.000                       0                  1695  
  mmcm_clk_0_s_1                                               0.019        0.000                      0                 1448        0.125        0.000                      0                 1448        2.387        0.000                       0                  1087  
  mmcm_fb_clk_s_1                                                                                                                                                                                         45.000        0.000                       0                     3  
dac_clk_in                                                                                                                                                                                                 0.280        0.000                       0                     1  
  mmcm_clk_0_s                                                                                                                                                                                             0.005        0.000                       0                    20  
  mmcm_clk_1_s                                                -0.408       -0.828                      4                12111        0.052        0.000                      0                12111        3.340        0.000                       0                  8320  
  mmcm_fb_clk_s                                                                                                                                                                                           10.805        0.000                       0                     3  
i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_system_refclk_clkgen_0_1                                                                                                                                                                       31.178        0.000                       0                     3  
  clkfbout_system_refclk_clkgen_0_1                                                                                                                                                                       48.751        0.000                       0                     2  
i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_sys_audio_clkgen_0                          78.678        0.000                      0                   61        0.067        0.000                      0                   61       39.440        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                      42.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                          clk_fpga_0                                3.625        0.000                      0                   10                                                                        
mmcm_clk_0_s_1                      clk_fpga_0                               -3.136     -109.248                     37                   37        0.102        0.000                      0                   37  
mmcm_clk_1_s                        clk_fpga_0                               -7.443     -180.860                     40                   48       -1.077       -9.925                     15                   40  
clk_out1_system_sys_audio_clkgen_0  clk_fpga_0                                7.719        0.000                      0                    4                                                                        
adc_clk_in                          clk_fpga_1                                6.550        0.000                      0                    4                                                                        
clk_fpga_0                          clk_fpga_1                               -0.661       -3.432                      9                  242        0.218        0.000                      0                   72  
mmcm_clk_1_s                        clk_fpga_1                                7.294        0.000                      0                    8                                                                        
clk_fpga_0                          mmcm_clk_0_s_1                           -3.177     -622.833                    208                  208        0.062        0.000                      0                  208  
clk_fpga_0                          mmcm_clk_1_s                             -6.337    -1646.143                    273                  292        1.801        0.000                      0                  273  
clk_fpga_1                          mmcm_clk_1_s                              2.942        0.000                      0                   13                                                                        
clk_fpga_0                          clk_out1_system_sys_audio_clkgen_0       79.356        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_in         adc_clk_in               0.996        0.000                      0                  213        0.372        0.000                      0                  213  
**async_default**  clk_fpga_0         clk_fpga_0               0.445        0.000                      0                 3578        0.364        0.000                      0                 3578  
**async_default**  clk_fpga_0         clk_fpga_1               0.995        0.000                      0                   12        0.941        0.000                      0                   12  
**async_default**  mmcm_clk_0_s_1     mmcm_clk_0_s_1           0.540        0.000                      0                  228        0.443        0.000                      0                  228  
**async_default**  mmcm_clk_1_s       mmcm_clk_1_s             2.216        0.000                      0                  298        0.402        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 2.215ns (70.634%)  route 0.921ns (29.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.737     5.340    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.555 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.921     8.476    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.564     8.885    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.455     9.340    
                         clock uncertainty           -0.035     9.305    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.943    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 2.215ns (70.634%)  route 0.921ns (29.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.741     5.344    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     7.559 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.921     8.480    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.455     9.344    
                         clock uncertainty           -0.035     9.309    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.947    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 2.215ns (71.263%)  route 0.893ns (28.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.737     5.340    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     7.555 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[17]
                         net (fo=2, routed)           0.893     8.448    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[17]
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.564     8.885    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.455     9.340    
                         clock uncertainty           -0.035     9.305    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.943    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 2.215ns (71.264%)  route 0.893ns (28.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.741     5.344    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     7.559 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[17]
                         net (fo=2, routed)           0.893     8.452    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[17]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.455     9.344    
                         clock uncertainty           -0.035     9.309    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.947    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 2.215ns (71.448%)  route 0.885ns (28.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.737     5.340    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     7.555 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[19]
                         net (fo=2, routed)           0.885     8.440    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[19]
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.564     8.885    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/adc_clk
    DSP48_X2Y34          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.455     9.340    
                         clock uncertainty           -0.035     9.305    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.943    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 2.215ns (71.448%)  route 0.885ns (28.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.741     5.344    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      2.215     7.559 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[19]
                         net (fo=2, routed)           0.885     8.444    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[19]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.455     9.344    
                         clock uncertainty           -0.035     9.309    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.947    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.456ns (25.758%)  route 1.314ns (74.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.638     5.242    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/Q
                         net (fo=12, routed)          1.314     7.012    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.297     9.186    
                         clock uncertainty           -0.035     9.150    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_D[16])
                                                     -1.626     7.524    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.456ns (25.758%)  route 1.314ns (74.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.638     5.242    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/Q
                         net (fo=12, routed)          1.314     7.012    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.297     9.186    
                         clock uncertainty           -0.035     9.150    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_D[17])
                                                     -1.626     7.524    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.456ns (25.925%)  route 1.303ns (74.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.638     5.242    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[15]/Q
                         net (fo=12, routed)          1.303     7.000    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[15]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.297     9.186    
                         clock uncertainty           -0.035     9.150    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_D[15])
                                                     -1.626     7.524    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.382%)  route 1.272ns (73.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.637     5.241    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[11]/Q
                         net (fo=4, routed)           1.272     6.969    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[11]
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.568     8.889    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    DSP48_X2Y36          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.297     9.186    
                         clock uncertainty           -0.035     9.150    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -1.626     7.524    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  0.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.110%)  route 0.239ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.544     1.819    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X52Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[29]/Q
                         net (fo=1, routed)           0.239     2.199    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/Q[21]
    SLICE_X49Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.809     2.188    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/adc_clk
    SLICE_X49Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[5]/C
                         clock pessimism             -0.108     2.080    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.066     2.146    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.629%)  route 0.255ns (64.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.551     1.826    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[9]/Q
                         net (fo=4, routed)           0.255     2.222    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[9]
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.823     2.202    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[9]/C
                         clock pessimism             -0.108     2.094    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.072     2.166    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.123%)  route 0.239ns (62.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.546     1.821    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/adc_clk
    SLICE_X44Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/data_out_reg[10]/Q
                         net (fo=1, routed)           0.239     2.201    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_data_1[10]
    SLICE_X52Y76         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.805     2.184    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X52Y76         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]/C
                         clock pessimism             -0.108     2.076    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.066     2.142    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.397%)  route 0.257ns (64.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.551     1.826    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[8]/Q
                         net (fo=4, routed)           0.257     2.225    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[8]
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.823     2.202    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X41Y90         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[8]/C
                         clock pessimism             -0.108     2.094    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.070     2.164    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.099%)  route 0.239ns (62.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.544     1.819    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X52Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[34]/Q
                         net (fo=1, routed)           0.239     2.200    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/Q[26]
    SLICE_X44Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.813     2.192    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/adc_clk
    SLICE_X44Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[10]/C
                         clock pessimism             -0.108     2.084    
    SLICE_X44Y79         FDRE (Hold_fdre_C_D)         0.047     2.131    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.209%)  route 0.259ns (64.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.546     1.821    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X52Y82         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.141     1.962 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/Q
                         net (fo=1, routed)           0.259     2.222    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/Q[15]
    SLICE_X38Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.816     2.195    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/adc_clk
    SLICE_X38Y82         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[15]/C
                         clock pessimism             -0.108     2.087    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.063     2.150    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_2_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.833%)  route 0.242ns (63.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.544     1.819    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X52Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[27]/Q
                         net (fo=1, routed)           0.242     2.202    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/Q[19]
    SLICE_X44Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.812     2.191    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/adc_clk
    SLICE_X44Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[3]/C
                         clock pessimism             -0.108     2.083    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.047     2.130    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/iqcor_coeff_1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.908%)  route 0.275ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.550     1.825    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[0]/Q
                         net (fo=4, routed)           0.275     2.241    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[0]
    SLICE_X38Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.822     2.201    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X38Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[0]/C
                         clock pessimism             -0.108     2.093    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.076     2.169    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.765%)  route 0.230ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.546     1.821    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/adc_clk
    SLICE_X44Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.128     1.949 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/data_out_reg[11]/Q
                         net (fo=1, routed)           0.230     2.179    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_data_1[11]
    SLICE_X53Y78         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.808     2.187    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_clk
    SLICE_X53Y78         FDRE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[59]/C
                         clock pessimism             -0.108     2.079    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.024     2.103    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/g_in[1].din_wdata_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.373%)  route 0.281ns (66.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.550     1.825    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X51Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.966 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d_reg[5]/Q
                         net (fo=4, routed)           0.281     2.248    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_d[5]
    SLICE_X38Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.822     2.201    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/adc_clk
    SLICE_X38Y89         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[5]/C
                         clock pessimism             -0.108     2.093    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.076     2.169    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/data_2d_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y13    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y33     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y32     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y36     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y30     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y31     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         4.000       1.846      DSP48_X2Y34     i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
Min Period        n/a     IDDR/C              n/a            1.474         4.000       2.526      ILOGIC_X1Y122   i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[0].i_adc_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         4.000       2.526      ILOGIC_X1Y66    i_system_wrapper/system_i/axi_ad9643/inst/i_if/g_adc_if[10].i_adc_data/i_rx_data_iddr/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X42Y79    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[9]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X36Y82    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X36Y82    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X34Y81    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y77    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X38Y77    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 1.450ns (15.817%)  route 7.717ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=35, routed)          7.717    12.198    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_wdata[9]
    SLICE_X19Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.575    12.754    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[9]/C
                         clock pessimism              0.115    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X19Y36         FDCE (Setup_fdce_C_D)       -0.047    12.668    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up_axi/up_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 1.698ns (18.715%)  route 7.375ns (81.285%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=49, routed)          6.538    11.019    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X65Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.143 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1/O
                         net (fo=2, routed)           0.837    11.980    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_Error
    SLICE_X53Y53         LUT4 (Prop_lut4_I0_O)        0.124    12.104 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000    12.104    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_50
    SLICE_X53Y53         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.466    12.645    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y53         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X53Y53         FDRE (Setup_fdre_C_D)        0.029    12.649    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 1.450ns (16.046%)  route 7.586ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=44, routed)          7.586    12.067    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[7]
    SLICE_X62Y39         FDSE                                         r  i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.554    12.733    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X62Y39         FDSE                                         r  i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[7]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X62Y39         FDSE (Setup_fdse_C_D)       -0.072    12.622    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 0.766ns (8.322%)  route 8.439ns (91.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.653     2.947    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y97         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=67, routed)          7.206    10.671    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/s_axi_CRTLS_ARADDR[4]
    SLICE_X33Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.795 f  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata[15]_i_3/O
                         net (fo=1, routed)           1.233    12.028    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/int_cycle_reg[15]
    SLICE_X31Y31         LUT6 (Prop_lut6_I4_O)        0.124    12.152 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    12.152    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ_n_53
    SLICE_X31Y31         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.561    12.740    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/ap_clk
    SLICE_X31Y31         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031    12.732    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.642ns (16.958%)  route 3.144ns (83.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 12.850 - 10.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.751     3.045    i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X20Y12         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.518     3.563 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          2.291     5.854    i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X17Y9          LUT3 (Prop_lut3_I1_O)        0.124     5.978 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_37/O
                         net (fo=1, routed)           0.853     6.831    i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][3]
    DSP48_X0Y2           DSP48E1                                      r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.671    12.850    i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y2           DSP48E1                                      r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.230    13.080    
                         clock uncertainty           -0.154    12.925    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -5.474     7.451    i_system_wrapper/system_i/sinGen_0/inst/sinGen_fadd_32ns_32ns_32_5_full_dsp_U23/sinGen_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          7.451    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_Fs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 1.602ns (17.728%)  route 7.435ns (82.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=35, routed)          7.435    11.916    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/s_axi_CRTLS_WDATA[9]
    SLICE_X35Y25         LUT3 (Prop_lut3_I0_O)        0.152    12.068 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_Fs[9]_i_1/O
                         net (fo=1, routed)           0.000    12.068    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_Fs0[9]
    SLICE_X35Y25         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_Fs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.479    12.658    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/ap_clk
    SLICE_X35Y25         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_Fs_reg[9]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)        0.075    12.694    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_Fs_reg[9]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 0.890ns (9.835%)  route 8.159ns (90.165%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.653     2.947    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y97         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=67, routed)          7.082    10.547    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/s_axi_CRTLS_ARADDR[4]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.124    10.671 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata[0]_i_4/O
                         net (fo=1, routed)           0.788    11.459    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata[0]_i_4_n_5
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.583 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.289    11.872    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/int_gie_reg
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.996 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.996    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ_n_68
    SLICE_X31Y27         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.557    12.736    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/ap_clk
    SLICE_X31Y27         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.031    12.728    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 1.698ns (18.957%)  route 7.259ns (81.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=49, routed)          6.766    11.247    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X65Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.371 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.493    11.864    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond
    SLICE_X65Y54         LUT2 (Prop_lut2_I0_O)        0.124    11.988 r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.000    11.988    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig0
    SLICE_X65Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.541    12.720    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X65Y54         FDRE                                         r  i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)        0.029    12.724    i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 0.766ns (8.571%)  route 8.171ns (91.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.653     2.947    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y97         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=67, routed)          7.373    10.838    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/s_axi_CRTLS_ARADDR[4]
    SLICE_X33Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.962 f  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata[11]_i_3/O
                         net (fo=1, routed)           0.798    11.760    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/int_cycle_reg[11]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.884 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    11.884    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ_n_57
    SLICE_X33Y28         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.483    12.663    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/ap_clk
    SLICE_X33Y28         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[11]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X33Y28         FDRE (Setup_fdre_C_D)        0.029    12.652    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/gen_write[1].mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 1.450ns (16.658%)  route 7.255ns (83.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.737     3.031    i_system_wrapper/system_i/sys_ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=35, routed)          7.255    11.735    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/s_axi_CRTLS_WDATA[9]
    RAMB36_X1Y5          RAMB36E1                                     r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/gen_write[1].mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.606    12.785    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/ap_clk
    RAMB36_X1Y5          RAMB36E1                                     r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.115    12.900    
                         clock uncertainty           -0.154    12.746    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    12.505    i_system_wrapper/system_i/sinGen_0/inst/sinGen_CRTLS_s_axi_U/int_outIQ/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.564     0.900    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X33Y45         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/Q
                         net (fo=1, routed)           0.113     1.154    i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][39]
    SLICE_X32Y44         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.830     1.196    i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X32Y44         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
                         clock pessimism             -0.280     0.916    
    SLICE_X32Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.099    i_system_wrapper/system_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sinGen_0/inst/reg_292_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.308%)  route 0.225ns (54.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.548     0.884    i_system_wrapper/system_i/sinGen_0/inst/ap_clk
    SLICE_X52Y28         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/reg_292_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  i_system_wrapper/system_i/sinGen_0/inst/reg_292_reg[27]/Q
                         net (fo=1, routed)           0.225     1.249    i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/reg_292_reg[63][27]
    SLICE_X49Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.294 r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.294    i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/grp_fu_277_p0[27]
    SLICE_X49Y27         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.816     1.182    i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/ap_clk
    SLICE_X49Y27         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[27]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y27         FDRE (Hold_fdre_C_D)         0.092     1.239    i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/din0_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.680%)  route 0.221ns (54.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.554     0.890    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X47Y88         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[25]/Q
                         net (fo=1, routed)           0.221     1.252    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata_reg[31]_1[25]
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.045     1.297 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.297    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1_n_105
    SLICE_X53Y88         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.818     1.184    i_system_wrapper/system_i/axi_ad9643/inst/s_axi_aclk
    SLICE_X53Y88         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[25]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y88         FDCE (Hold_fdce_C_D)         0.092     1.241    i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.284%)  route 0.233ns (58.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.543     0.879    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/S_AXI_ACLK
    SLICE_X50Y70         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_5/Q
                         net (fo=1, routed)           0.233     1.276    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_5_n_5
    SLICE_X49Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.816     1.182    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/S_AXI_ACLK
    SLICE_X49Y67         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_6/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.072     1.219    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx/gen_r_6
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.814%)  route 0.264ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.554     0.890    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aclk
    SLICE_X49Y91         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_wdata_reg[12]/Q
                         net (fo=8, routed)           0.264     1.295    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/Q[12]
    SLICE_X50Y95         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.820     1.186    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/s_axi_aclk
    SLICE_X50Y95         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[12]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.085     1.236    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/up_drp_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.668%)  route 0.120ns (48.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.662     0.998    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/s_axi_aclk
    SLICE_X65Y100        FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/up_drp_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDCE (Prop_fdce_C_Q)         0.128     1.126 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/up_drp_rdata_reg[9]/Q
                         net (fo=1, routed)           0.120     1.246    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_reg[15][9]
    SLICE_X62Y99         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.849     1.215    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X62Y99         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[9]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y99         FDCE (Hold_fdce_C_D)         0.007     1.187    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/up_drp_rdata_hold_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.562     0.898    i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  i_system_wrapper/system_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/Q
                         net (fo=8, routed)           0.241     1.279    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/D[3]
    SLICE_X50Y43         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.825     1.191    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/m_axi_mm2s_aclk
    SLICE_X50Y43         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.063     1.219    i_system_wrapper/system_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_reg_293_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_2_reg_307_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.621%)  route 0.187ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.555     0.891    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_clk
    SLICE_X48Y17         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_reg_293_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_reg_293_reg[1]/Q
                         net (fo=11, routed)          0.187     1.206    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_reg_293_reg_n_5_[1]
    SLICE_X50Y18         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_2_reg_307_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.816     1.182    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_clk
    SLICE_X50Y18         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_2_reg_307_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)        -0.002     1.145    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_2_reg_307_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_1_reg_42_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_return_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.429%)  route 0.257ns (64.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.551     0.887    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_clk
    SLICE_X52Y18         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_1_reg_42_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_1_reg_42_reg[1]/Q
                         net (fo=9, routed)           0.257     1.284    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/max_1_1_reg_42_reg_n_5_[1]
    SLICE_X48Y16         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_return_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.822     1.188    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_clk
    SLICE_X48Y16         FDRE                                         r  i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_return_preg_reg[1]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.070     1.223    i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_max_fu_230/ap_return_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.169%)  route 0.255ns (57.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.555     0.891    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/s_axi_aclk
    SLICE_X49Y93         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_rdata_reg[8]/Q
                         net (fo=1, routed)           0.255     1.287    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata_reg[31]_0[8]
    SLICE_X50Y89         LUT4 (Prop_lut4_I1_O)        0.045     1.332 r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/up_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.332    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1_n_122
    SLICE_X50Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.818     1.184    i_system_wrapper/system_i/axi_ad9643/inst/s_axi_aclk
    SLICE_X50Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[8]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDCE (Hold_fdce_C_D)         0.121     1.270    i_system_wrapper/system_i/axi_ad9643/inst/up_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     DSP48E1/CLK      n/a            4.275         10.000      5.725      DSP48_X1Y11      i_system_wrapper/system_i/sinGen_0/inst/sinGen_dmul_64ns_64ns_64_6_max_dsp_U31/sinGen_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X4Y3       i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/sinGen_mul_32s_31ns_62_6_U10/sinGen_mul_32s_31ns_62_6_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X3Y1       i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_215/sinGen_mul_32s_31ns_62_6_U10/sinGen_mul_32s_31ns_62_6_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X4Y0       i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/sinGen_mul_mul_17ns_15s_32_1_U12/sinGen_mul_mul_17ns_15s_32_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X3Y0       i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_215/sinGen_mul_mul_17ns_15s_32_1_U12/sinGen_mul_mul_17ns_15s_32_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X4Y2       i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/sinGen_mul_mul_23s_17ns_40_1_U11/sinGen_mul_mul_23s_17ns_40_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X3Y5       i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_215/sinGen_mul_mul_23s_17ns_40_1_U11/sinGen_mul_mul_23s_17ns_40_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.884         10.000      6.116      DSP48_X3Y10      i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_215/grp_sinGen_big_mult_v3small_71_24_17_s_fu_222/sinGen_mul_41s_24ns_41_4_U0/sinGen_mul_41s_24ns_41_4_Mul4S_0_U/buff0_reg/CLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X46Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X46Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X46Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X46Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X46Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.250         5.000       3.750      SLICE_X46Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X86Y28     i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/pp_V_U/sinGen_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X86Y28     i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/pp_V_U/sinGen_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X86Y28     i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/pp_V_U/sinGen_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X86Y28     i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/pp_V_U/sinGen_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X82Y30     i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/pp_V_U/sinGen_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.250         5.000       3.750      SLICE_X82Y30     i_system_wrapper/system_i/sinGen_0/inst/grp_sinGen_sinf_or_cosf_fu_200/pp_V_U/sinGen_big_mult_v3small_71_24_17_s_pp_V_ram_U/ram_reg_0_7_18_18/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            8  Failing Endpoints,  Worst Slack       -0.548ns,  Total Violation       -2.514ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.332ns (28.346%)  route 3.367ns (71.654%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.590     7.023    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.117     7.140 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0/O
                         net (fo=1, routed)           0.552     7.692    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[6])
                                                     -0.823     7.144    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.144    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.339ns (27.685%)  route 3.498ns (72.315%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.590     7.023    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.682     7.830    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[2])
                                                     -0.599     7.368    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.426ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.331ns (28.949%)  route 3.267ns (71.051%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.651     7.084    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.116     7.200 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0/O
                         net (fo=1, routed)           0.391     7.591    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[7])
                                                     -0.803     7.164    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 -0.426    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.331ns (29.048%)  route 3.251ns (70.952%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.610     7.043    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I2_O)        0.116     7.159 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.416     7.575    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[1])
                                                     -0.803     7.164    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.339ns (28.223%)  route 3.405ns (71.777%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.651     7.084    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.208 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.530     7.737    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     7.368    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 1.339ns (29.259%)  route 3.237ns (70.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.610     7.043    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124     7.167 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.402     7.569    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[3])
                                                     -0.599     7.368    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.339ns (30.160%)  route 3.101ns (69.840%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 7.821 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_aclk
    SLICE_X31Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          1.037     4.486    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/id_reg[1]_0[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.610 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.610    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_7_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     4.824 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     5.561    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     5.858 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     6.309    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.488     6.921    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.045 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4]_INST_0/O
                         net (fo=1, routed)           0.387     7.433    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.642     7.821    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1ACLK
                         clock pessimism              0.229     8.050    
                         clock uncertainty           -0.083     7.967    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[4])
                                                     -0.599     7.368    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          7.368    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.510ns (32.748%)  route 3.101ns (67.252%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 7.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X30Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=18, routed)          0.828     4.339    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[0]
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.463 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12/O
                         net (fo=1, routed)           0.000     4.463    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12_n_5
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     4.680 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6/O
                         net (fo=1, routed)           0.000     4.680    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6_n_5
    SLICE_X29Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     4.774 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3/O
                         net (fo=2, routed)           0.681     5.455    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3_n_5
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.316     5.771 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.583     6.355    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_5
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.479 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.673     7.152    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/active_reg
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.117     7.269 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/m_axis_raddr_i_1__0/O
                         net (fo=1, routed)           0.335     7.604    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync_n_7
    SLICE_X34Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.481     7.660    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/fifo_wr_clk
    SLICE_X34Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                         clock pessimism              0.229     7.889    
                         clock uncertainty           -0.083     7.806    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)       -0.237     7.569    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.511ns (33.395%)  route 3.014ns (66.605%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 7.660 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.699     2.993    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X30Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     3.511 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=18, routed)          0.828     4.339    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]_0[0]
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124     4.463 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12/O
                         net (fo=1, routed)           0.000     4.463    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12_n_5
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     4.680 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6/O
                         net (fo=1, routed)           0.000     4.680    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6_n_5
    SLICE_X29Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     4.774 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3/O
                         net (fo=2, routed)           0.681     5.455    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3_n_5
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.316     5.771 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.583     6.355    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_5
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     6.479 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.581     7.059    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.118     7.177 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0/O
                         net (fo=1, routed)           0.340     7.518    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0_n_5
    SLICE_X34Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.481     7.660    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X34Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/C
                         clock pessimism              0.229     7.889    
                         clock uncertainty           -0.083     7.806    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.215     7.591    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.138ns (23.892%)  route 3.625ns (76.108%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.653     2.947    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X34Y50         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_reg/Q
                         net (fo=4, routed)           0.965     4.430    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_en
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/bwd_ready_i_2/O
                         net (fo=6, routed)           0.728     5.282    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg_0
    SLICE_X33Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.406 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_5/O
                         net (fo=1, routed)           0.552     5.958    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_5_n_5
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.082 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0/O
                         net (fo=7, routed)           0.569     6.650    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0_n_5
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.774 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0/O
                         net (fo=1, routed)           0.812     7.586    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0_n_5
    SLICE_X27Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.710 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0/O
                         net (fo=1, routed)           0.000     7.710    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0_n_5
    SLICE_X27Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.522     7.701    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
    SLICE_X27Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/C
                         clock pessimism              0.229     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)        0.032     7.879    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.305%)  route 0.247ns (63.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.552     0.888    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X52Y55         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[1]/Q
                         net (fo=2, routed)           0.247     1.276    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_din[1]
    SLICE_X43Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X43Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.066     1.221    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[241]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.713%)  route 0.220ns (57.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.551     0.887    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X50Y59         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[17]/Q
                         net (fo=3, routed)           0.220     1.271    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_mux_data_reg[31][17]
    SLICE_X46Y54         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X46Y54         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[241]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.060     1.215    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_data_int_reg[241]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.228%)  route 0.259ns (64.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.547     0.883    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_clk
    SLICE_X53Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[7]/Q
                         net (fo=1, routed)           0.259     1.283    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg_n_5_[7]
    SLICE_X48Y63         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.819     1.185    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_clk
    SLICE_X48Y63         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.072     1.222    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[355]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.192%)  route 0.260ns (64.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.550     0.886    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X53Y61         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[355]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[355]/Q
                         net (fo=1, routed)           0.260     1.286    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_mux_data_reg[383][35]
    SLICE_X48Y59         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.823     1.189    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_clk
    SLICE_X48Y59         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[35]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.070     1.224    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.238%)  route 0.257ns (66.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.554     0.890    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X41Y60         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[9]/Q
                         net (fo=1, routed)           0.257     1.275    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[9]
    RAMB36_X2Y11         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y11         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.243     1.212    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.038%)  route 0.259ns (66.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.555     0.891    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fifo_wr_clk
    SLICE_X40Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/fwd_data_reg[39]/Q
                         net (fo=1, routed)           0.259     1.278    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/Q[39]
    RAMB36_X2Y11         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.867     1.233    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/fifo_wr_clk
    RAMB36_X2Y11         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.969    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     1.212    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.611%)  route 0.240ns (59.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.551     0.887    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X50Y59         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_mux_data_reg[353]/Q
                         net (fo=1, routed)           0.240     1.290    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_mux_data_reg[383][33]
    SLICE_X49Y57         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.823     1.189    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_clk
    SLICE_X49Y57         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[33]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.070     1.224    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[1].i_dsf/adc_dsf_data_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.583%)  route 0.240ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.548     0.884    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X50Y65         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[23]/Q
                         net (fo=1, routed)           0.240     1.288    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int[23]
    SLICE_X48Y62         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.820     1.186    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X48Y62         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.070     1.221    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.399%)  route 0.269ns (65.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.552     0.888    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X52Y54         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[50]/Q
                         net (fo=1, routed)           0.269     1.298    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_int[50]
    SLICE_X48Y56         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.824     1.190    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X48Y56         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[50]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.075     1.230    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.348%)  route 0.270ns (65.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.548     0.884    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_clk
    SLICE_X53Y65         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg[30]/Q
                         net (fo=1, routed)           0.270     1.294    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_0_reg_n_5_[30]
    SLICE_X48Y61         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.822     1.188    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_clk
    SLICE_X48Y61         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[30]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y61         FDRE (Hold_fdre_C_D)         0.072     1.225    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[1].i_mux/adc_mux_data_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y13     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y11     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y11     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_fifo/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y15     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y14     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X113Y83    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y69     i_system_wrapper/system_i/util_cpack_ad9643/inst/g_mux[0].i_mux/adc_mux_data_1_0_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y63     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y63     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y63     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y63     i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y79     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X53Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X53Y70     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_slice/bwd_data_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y71     i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y56     i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.718ns (12.615%)  route 4.974ns (87.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 9.596 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X19Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.419     3.451 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/Q
                         net (fo=19, routed)          0.858     4.309    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_ss_bypass
    SLICE_X18Y22         LUT3 (Prop_lut3_I2_O)        0.299     4.608 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_16_data[4]_i_1/O
                         net (fo=1, routed)           4.116     8.724    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422_n_16
    OLOGIC_X1Y1          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.682     9.596    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    OLOGIC_X1Y1          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4]/C
                         clock pessimism              0.129     9.724    
                         clock uncertainty           -0.147     9.577    
    OLOGIC_X1Y1          FDRE (Setup_fdre_C_D)       -0.834     8.743    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.743    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.744ns (13.568%)  route 4.739ns (86.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 9.594 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X19Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.419     3.451 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/Q
                         net (fo=19, routed)          0.827     4.278    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_ss_bypass
    SLICE_X19Y23         LUT3 (Prop_lut3_I2_O)        0.325     4.603 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_16_data[9]_i_1/O
                         net (fo=1, routed)           3.913     8.515    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422_n_11
    OLOGIC_X1Y7          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.680     9.594    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    OLOGIC_X1Y7          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9]/C
                         clock pessimism              0.129     9.722    
                         clock uncertainty           -0.147     9.575    
    OLOGIC_X1Y7          FDRE (Setup_fdre_C_D)       -1.036     8.539    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.600ns (43.926%)  route 3.319ns (56.074%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.748     3.042    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.478     3.520 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/Q
                         net (fo=2, routed)           0.732     4.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[5]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.298     4.550 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38/O
                         net (fo=1, routed)           0.000     4.550    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.100 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.100    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.667     6.101    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.303     6.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.404    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_5
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.917 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.050     7.966    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.871     8.961    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524     9.047    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.600ns (43.926%)  route 3.319ns (56.074%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.748     3.042    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.478     3.520 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/Q
                         net (fo=2, routed)           0.732     4.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[5]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.298     4.550 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38/O
                         net (fo=1, routed)           0.000     4.550    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.100 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.100    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.667     6.101    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.303     6.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.404    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_5
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.917 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.050     7.966    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.871     8.961    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524     9.047    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.600ns (43.926%)  route 3.319ns (56.074%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.748     3.042    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.478     3.520 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/Q
                         net (fo=2, routed)           0.732     4.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[5]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.298     4.550 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38/O
                         net (fo=1, routed)           0.000     4.550    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.100 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.100    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.667     6.101    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.303     6.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.404    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_5
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.917 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.050     7.966    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.871     8.961    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524     9.047    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.600ns (43.926%)  route 3.319ns (56.074%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.748     3.042    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.478     3.520 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/Q
                         net (fo=2, routed)           0.732     4.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[5]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.298     4.550 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38/O
                         net (fo=1, routed)           0.000     4.550    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.100 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.100    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.667     6.101    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.303     6.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.404    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_5
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.917 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.050     7.966    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.871     8.961    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X8Y35          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524     9.047    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.773ns (13.825%)  route 4.818ns (86.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 9.590 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X16Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y26         FDRE (Prop_fdre_C_Q)         0.478     3.510 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[6]/Q
                         net (fo=1, routed)           1.147     4.657    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_36_data[6]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.295     4.952 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_16_data[6]_i_1/O
                         net (fo=1, routed)           3.671     8.623    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422_n_14
    OLOGIC_X1Y14         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.676     9.590    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    OLOGIC_X1Y14         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6]/C
                         clock pessimism              0.129     9.718    
                         clock uncertainty           -0.147     9.571    
    OLOGIC_X1Y14         FDRE (Setup_fdre_C_D)       -0.834     8.737    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 0.744ns (13.944%)  route 4.592ns (86.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 9.590 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X19Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.419     3.451 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/Q
                         net (fo=19, routed)          0.858     4.309    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_ss_bypass
    SLICE_X18Y22         LUT3 (Prop_lut3_I2_O)        0.325     4.634 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_16_data[5]_i_1/O
                         net (fo=1, routed)           3.734     8.368    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422_n_15
    OLOGIC_X1Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.676     9.590    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    OLOGIC_X1Y13         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5]/C
                         clock pessimism              0.129     9.718    
                         clock uncertainty           -0.147     9.571    
    OLOGIC_X1Y13         FDRE (Setup_fdre_C_D)       -1.038     8.533    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 0.746ns (14.032%)  route 4.571ns (85.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 9.594 - 6.735 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.738     3.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X19Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.419     3.451 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[236]/Q
                         net (fo=19, routed)          0.910     4.361    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_ss_bypass
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.327     4.688 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_16_data[11]_i_1/O
                         net (fo=1, routed)           3.661     8.349    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422_n_9
    OLOGIC_X1Y8          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.680     9.594    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    OLOGIC_X1Y8          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11]/C
                         clock pessimism              0.129     9.722    
                         clock uncertainty           -0.147     9.575    
    OLOGIC_X1Y8          FDRE (Setup_fdre_C_D)       -1.036     8.539    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 2.600ns (44.937%)  route 3.186ns (55.063%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 9.486 - 6.735 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.748     3.042    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDCE (Prop_fdce_C_Q)         0.478     3.520 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/Q
                         net (fo=2, routed)           0.732     4.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hl_width_s[5]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.298     4.550 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38/O
                         net (fo=1, routed)           0.000     4.550    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count[0]_i_38_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.100 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.100    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_26_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.434 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_hs_count_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.667     6.101    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[9]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.303     6.404 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11/O
                         net (fo=1, routed)           0.000     6.404    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count[0]_i_11_n_5
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.917 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.050     7.966    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count_reg[0]_i_1_n_5
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.738     8.828    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X8Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.572     9.486    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X8Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.230     9.716    
                         clock uncertainty           -0.147     9.568    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.524     9.044    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_vs_d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X23Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_vs_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.128     1.049 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_vs_d_reg/Q
                         net (fo=2, routed)           0.059     1.107    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clip_vs_d
    SLICE_X22Y21         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X22Y21         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X22Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.983    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_hs_d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.643%)  route 0.127ns (47.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X21Y21         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_hs_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_hs_d_reg/Q
                         net (fo=2, routed)           0.127     1.188    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clip_hs_d
    SLICE_X22Y21         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.851     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X22Y21         SRL16E                                       r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
                         clock pessimism             -0.263     0.954    
    SLICE_X22Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.063    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[227]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.948%)  route 0.114ns (38.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.620     0.956    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X3Y33          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.097 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[227]/Q
                         net (fo=1, routed)           0.114     1.211    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_const_rgb_s[19]
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.045     1.256 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.256    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/D[19]
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.886     1.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]/C
                         clock pessimism             -0.263     0.989    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.120     1.109    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.499%)  route 0.102ns (35.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.624     0.960    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X5Y41          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.101 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[2]/Q
                         net (fo=7, routed)           0.102     1.203    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg_n_5_[2]
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.248 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g[0]_i_1/O
                         net (fo=1, routed)           0.000     1.248    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/b2g_return[0]
    SLICE_X4Y41          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.893     1.259    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X4Y41          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[0]/C
                         clock pessimism             -0.286     0.973    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.120     1.093    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_g_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[212]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.586     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X9Y28          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.063 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[212]/Q
                         net (fo=1, routed)           0.108     1.171    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_const_rgb_s[4]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.045     1.216 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/D[4]
    SLICE_X8Y29          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.854     1.220    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X8Y29          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[4]/C
                         clock pessimism             -0.283     0.937    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.121     1.058    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.364%)  route 0.128ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X23Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg[22]/Q
                         net (fo=2, routed)           0.128     1.196    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg_n_5_[22]
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.859     1.225    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     1.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X19Y23         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/Q
                         net (fo=1, routed)           0.110     1.170    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg_n_5_[8]
    SLICE_X19Y22         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X19Y22         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]/C
                         clock pessimism             -0.284     0.934    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.070     1.004    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s422_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.189%)  route 0.108ns (36.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.596     0.932    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X11Y4          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.073 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg[17]/Q
                         net (fo=1, routed)           0.108     1.181    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg_n_5_[17]
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.045     1.226 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p[5]_i_1/O
                         net (fo=1, routed)           0.000     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p[5]_i_1_n_5
    SLICE_X9Y5           FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.865     1.231    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/hdmi_clk
    SLICE_X9Y5           FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[5]/C
                         clock pessimism             -0.263     0.968    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.092     1.060    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/data_p_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.590     0.926    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X23Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.193    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_reg_n_5_[18]
    SLICE_X21Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.857     1.223    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
                         clock pessimism             -0.263     0.960    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.066     1.026    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X17Y26         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[14]/Q
                         net (fo=1, routed)           0.099     1.159    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d[14]
    SLICE_X18Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.849     1.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X18Y25         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[14]/C
                         clock pessimism             -0.284     0.931    
    SLICE_X18Y25         FDRE (Hold_fdre_C_D)         0.059     0.990    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.735       4.159      RAMB36_X0Y8      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.735       4.579      BUFGCTRL_X0Y20   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y2       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X1Y0       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y5       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y8       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y6       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y9       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y3       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.735       4.581      DSP48_X0Y1       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X22Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X22Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X22Y21     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X16Y27     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p3_ddata_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y8      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X12Y8      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p2_sign_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         55.000      52.845     BUFGCTRL_X0Y23   i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X1Y2  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_in
  To Clock:  dac_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_in
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { dac_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         2.160       0.911      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.160       97.840     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.800         1.080       0.280      MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 1.080 }
Period(ns):         2.160
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.160       0.005      BUFGCTRL_X0Y21   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_0_bufg/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y108    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_clk/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y120    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y140    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[10].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y144    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[11].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y142    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y106    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[13].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y96     i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y82     i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.160       0.493      OLOGIC_X1Y114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[1].i_serdes/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.160       211.200    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            4  Failing Endpoints,  Worst Slack       -0.408ns,  Total Violation       -0.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[4].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 0.456ns (5.617%)  route 7.662ns (94.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 6.822 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          7.662     6.766    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/rst_reg_rep__0
    OLOGIC_X1Y134        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[4].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.832     6.822    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X1Y134        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[4].i_serdes/CLKDIV
                         clock pessimism              0.448     7.270    
                         clock uncertainty           -0.064     7.207    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.358    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[4].i_serdes
  -------------------------------------------------------------------
                         required time                          6.358    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 0.456ns (5.732%)  route 7.499ns (94.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 6.827 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          7.499     6.603    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/rst_reg_rep__0
    OLOGIC_X1Y142        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.837     6.827    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X1Y142        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/CLKDIV
                         clock pessimism              0.448     7.275    
                         clock uncertainty           -0.064     7.212    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.363    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[12].i_serdes
  -------------------------------------------------------------------
                         required time                          6.363    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[3].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.456ns (5.817%)  route 7.383ns (94.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 6.821 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          7.383     6.486    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/rst_reg_rep__0
    OLOGIC_X1Y132        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[3].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.831     6.821    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X1Y132        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[3].i_serdes/CLKDIV
                         clock pessimism              0.448     7.269    
                         clock uncertainty           -0.064     7.206    
    OLOGIC_X1Y132        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.357    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[3].i_serdes
  -------------------------------------------------------------------
                         required time                          6.357    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[2].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 0.456ns (5.876%)  route 7.304ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 6.823 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          7.304     6.408    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/rst_reg_rep__0
    OLOGIC_X1Y136        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[2].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.833     6.823    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X1Y136        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[2].i_serdes/CLKDIV
                         clock pessimism              0.448     7.271    
                         clock uncertainty           -0.064     7.208    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.359    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[2].i_serdes
  -------------------------------------------------------------------
                         required time                          6.359    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 0.704ns (8.340%)  route 7.737ns (91.660%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 6.584 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.722    -1.493    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.456    -1.037 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/Q
                         net (fo=68, routed)          4.609     3.572    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data_sel_s[0]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.124     3.696 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2/O
                         net (fo=64, routed)          3.128     6.824    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2_n_5
    SLICE_X97Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.948 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[8]_i_1/O
                         net (fo=1, routed)           0.000     6.948    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_343
    SLICE_X97Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.594     6.584    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X97Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[8]/C
                         clock pessimism              0.548     7.133    
                         clock uncertainty           -0.064     7.069    
    SLICE_X97Y77         FDRE (Setup_fdre_C_D)        0.029     7.098    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[8]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[6].i_serdes/RST
                            (rising edge-triggered cell OSERDESE2 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 0.456ns (6.040%)  route 7.093ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 6.818 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep__0/Q
                         net (fo=98, routed)          7.093     6.197    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/rst_reg_rep__0
    OLOGIC_X1Y130        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[6].i_serdes/RST
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.827     6.818    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/div_clk
    OLOGIC_X1Y130        OSERDESE2                                    r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[6].i_serdes/CLKDIV
                         clock pessimism              0.448     7.266    
                         clock uncertainty           -0.064     7.203    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.354    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_out_data/g_data[6].i_serdes
  -------------------------------------------------------------------
                         required time                          6.354    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 0.704ns (8.333%)  route 7.744ns (91.667%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 6.585 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.722    -1.493    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.456    -1.037 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/Q
                         net (fo=68, routed)          4.609     3.572    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data_sel_s[0]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.124     3.696 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2/O
                         net (fo=64, routed)          3.135     6.831    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2_n_5
    SLICE_X92Y79         LUT5 (Prop_lut5_I1_O)        0.124     6.955 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[29]_i_1/O
                         net (fo=1, routed)           0.000     6.955    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_322
    SLICE_X92Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.595     6.585    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X92Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[29]/C
                         clock pessimism              0.548     7.134    
                         clock uncertainty           -0.064     7.070    
    SLICE_X92Y79         FDRE (Setup_fdre_C_D)        0.077     7.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[29]
  -------------------------------------------------------------------
                         required time                          7.147    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 0.704ns (8.343%)  route 7.734ns (91.657%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 6.585 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.722    -1.493    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.456    -1.037 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/Q
                         net (fo=68, routed)          4.609     3.572    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data_sel_s[0]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.124     3.696 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2/O
                         net (fo=64, routed)          3.125     6.821    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2_n_5
    SLICE_X92Y79         LUT5 (Prop_lut5_I1_O)        0.124     6.945 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[61]_i_1/O
                         net (fo=1, routed)           0.000     6.945    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_290
    SLICE_X92Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.595     6.585    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X92Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[61]/C
                         clock pessimism              0.548     7.134    
                         clock uncertainty           -0.064     7.070    
    SLICE_X92Y79         FDRE (Setup_fdre_C_D)        0.081     7.151    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[61]
  -------------------------------------------------------------------
                         required time                          7.151    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 0.704ns (8.485%)  route 7.593ns (91.515%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 6.584 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.722    -1.493    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.456    -1.037 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/Q
                         net (fo=68, routed)          4.609     3.572    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data_sel_s[0]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.124     3.696 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2/O
                         net (fo=64, routed)          2.984     6.680    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2_n_5
    SLICE_X98Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.804 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[41]_i_1/O
                         net (fo=1, routed)           0.000     6.804    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_310
    SLICE_X98Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.594     6.584    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X98Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[41]/C
                         clock pessimism              0.548     7.133    
                         clock uncertainty           -0.064     7.069    
    SLICE_X98Y77         FDRE (Setup_fdre_C_D)        0.077     7.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[41]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 0.704ns (8.598%)  route 7.484ns (91.402%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 6.591 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.493ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.722    -1.493    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y56         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDCE (Prop_fdce_C_Q)         0.456    -1.037 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]/Q
                         net (fo=68, routed)          4.609     3.572    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data_sel_s[0]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.124     3.696 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2/O
                         net (fo=64, routed)          2.875     6.571    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[63]_i_2_n_5
    SLICE_X101Y83        LUT5 (Prop_lut5_I1_O)        0.124     6.695 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_data[14]_i_1/O
                         net (fo=1, routed)           0.000     6.695    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel_n_337
    SLICE_X101Y83        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.601     6.591    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/up_drp_sel_reg
    SLICE_X101Y83        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[14]/C
                         clock pessimism              0.548     7.140    
                         clock uncertainty           -0.064     7.076    
    SLICE_X101Y83        FDRE (Setup_fdre_C_D)        0.029     7.105    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/dac_data_reg[14]
  -------------------------------------------------------------------
                         required time                          7.105    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.653%)  route 0.188ns (53.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.690    -0.415    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X96Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]/Q
                         net (fo=4, routed)           0.188    -0.063    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/B[4]
    SLICE_X94Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.878    -0.890    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X94Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/CLK
                         clock pessimism              0.658    -0.232    
    SLICE_X94Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.115    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.355ns (69.377%)  route 0.157ns (30.623%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.609    -0.496    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X99Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[4]/Q
                         net (fo=5, routed)           0.156    -0.199    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_0_reg[4]
    SLICE_X99Y99         LUT4 (Prop_lut4_I1_O)        0.045    -0.154 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_0[3]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_0[3]_i_7__0_n_5
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.039 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_0_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.038    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_0_reg[3]_i_1__0_n_5
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.016 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_0_0_reg[6]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.016    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_34
    SLICE_X99Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.965    -0.803    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X99Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[6]/C
                         clock pessimism              0.658    -0.145    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105    -0.040    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_0_0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.126ns (32.954%)  route 0.256ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.698    -0.406    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/up_drp_sel_reg
    DSP48_X4Y39          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.126    -0.280 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1/P[32]
                         net (fo=1, routed)           0.256    -0.024    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/s1_data_s[23]
    SLICE_X104Y101       FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.966    -0.802    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/up_drp_sel_reg
    SLICE_X104Y101       FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[9]/C
                         clock pessimism              0.658    -0.144    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.063    -0.081    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.378ns (73.427%)  route 0.137ns (26.573%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.607    -0.498    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X92Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1_reg[12]/Q
                         net (fo=1, routed)           0.136    -0.198    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s2_data_1[12]
    SLICE_X93Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.153 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data[13]_i_3/O
                         net (fo=1, routed)           0.000    -0.153    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data[13]_i_3_n_5
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115    -0.038 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[13]_i_1_n_5
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.017 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.017    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data0[14]
    SLICE_X93Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.963    -0.805    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X93Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[14]/C
                         clock pessimism              0.658    -0.147    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.105    -0.042    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s3_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.126ns (33.128%)  route 0.254ns (66.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.698    -0.406    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/up_drp_sel_reg
    DSP48_X4Y39          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y39          DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.126    -0.280 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1/P[35]
                         net (fo=1, routed)           0.254    -0.026    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/s1_data_s[26]
    SLICE_X104Y101       FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.966    -0.802    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/up_drp_sel_reg
    SLICE_X104Y101       FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[12]/C
                         clock pessimism              0.658    -0.144    
    SLICE_X104Y101       FDRE (Hold_fdre_C_D)         0.059    -0.085    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/dds_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (46.003%)  route 0.193ns (53.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.690    -0.415    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X96Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[5]/Q
                         net (fo=4, routed)           0.193    -0.058    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/B[5]
    SLICE_X94Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.878    -0.890    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X94Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4/CLK
                         clock pessimism              0.658    -0.232    
    SLICE_X94Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.117    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s4_data1_n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.477%)  route 0.241ns (59.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.577    -0.528    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X54Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s4_data1_n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s4_data1_n_reg[14]/Q
                         net (fo=1, routed)           0.241    -0.123    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s4_data1_n_reg_n_5_[14]
    SLICE_X55Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.851    -0.917    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X55Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_1_reg[14]/C
                         clock pessimism              0.663    -0.254    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.070    -0.184    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s5_data2_1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.329%)  route 0.190ns (53.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.690    -0.415    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X96Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[6]/Q
                         net (fo=4, routed)           0.190    -0.061    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/B[6]
    SLICE_X94Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.878    -0.890    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/up_drp_sel_reg
    SLICE_X94Y98         SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4/CLK
                         clock pessimism              0.658    -0.232    
    SLICE_X94Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.123    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.373ns (67.680%)  route 0.178ns (32.320%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.608    -0.497    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X96Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.333 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[2]/Q
                         net (fo=4, routed)           0.177    -0.155    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/B[2]
    SLICE_X96Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.110 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.110    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0[0]_i_7__0_n_5
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.001    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[0]_i_1__0_n_5
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.054 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_0_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.054    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel_n_125
    SLICE_X96Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.964    -0.804    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/up_drp_sel_reg
    SLICE_X96Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]/C
                         clock pessimism              0.658    -0.146    
    SLICE_X96Y100        FDRE (Hold_fdre_C_D)         0.134    -0.012    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/dac_dds_phase_3_0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.274ns (58.580%)  route 0.194ns (41.420%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.557    -0.548    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X50Y42         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_0_reg[4]/Q
                         net (fo=2, routed)           0.194    -0.190    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s2_data_0_reg_n_5_[4]
    SLICE_X46Y43         LUT2 (Prop_lut2_I0_O)        0.045    -0.145 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data[5]_i_3_n_5
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.080 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.080    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data_reg[5]_i_1_n_10
    SLICE_X46Y43         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.829    -0.939    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/up_drp_sel_reg
    SLICE_X46Y43         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data_reg[4]/C
                         clock pessimism              0.658    -0.281    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.134    -0.147    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/s3_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 4.320 }
Period(ns):         8.640
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X4Y15     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.640       6.064      RAMB36_X4Y14     i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/ram_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.640       6.485      BUFGCTRL_X0Y17   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y30      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X3Y26      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y11      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X3Y31      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X3Y17      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y24      i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.640       6.486      DSP48_X4Y7       i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.640       204.720    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y49     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y49     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y49     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y49     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y49     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y49     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X42Y47     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X100Y66    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X94Y38     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s1_angle_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.320       3.340      SLICE_X96Y79     i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.805ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 6.480 }
Period(ns):         12.960
Sources:            { i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.960      10.805     BUFGCTRL_X0Y22   i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.960      11.711     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.960      11.711     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.960      87.040     MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.960      200.400    MMCME2_ADV_X1Y1  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_refclk_clkgen_0_1
  To Clock:  clk_out1_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1    i_system_wrapper/system_i/refclk_clkgen/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         33.333      31.859     OLOGIC_X1Y124    i_oddr_ref_clk/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_refclk_clkgen_0_1
  To Clock:  clkfbout_system_refclk_clkgen_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_refclk_clkgen_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/refclk_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.715ns (29.842%)  route 1.681ns (70.158%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.850 - 81.380 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.639     1.642    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.047     3.108    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X46Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     3.404 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.634     4.038    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[1]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.467    82.850    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.114    82.964    
                         clock uncertainty           -0.168    82.797    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.081    82.716    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.715    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                 78.678    

Slack (MET) :             78.690ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.737ns (33.668%)  route 1.452ns (66.332%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.850 - 81.380 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.639     1.642    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.047     3.108    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X46Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     3.426 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.405     3.831    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[0]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.467    82.850    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.114    82.964    
                         clock uncertainty           -0.168    82.797    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.275    82.522    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.521    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                 78.690    

Slack (MET) :             78.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.743ns (35.090%)  route 1.374ns (64.910%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.850 - 81.380 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.639     1.642    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.039     3.100    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X46Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.424 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.335     3.759    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.467    82.850    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.114    82.964    
                         clock uncertainty           -0.168    82.797    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.285    82.512    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.512    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                 78.752    

Slack (MET) :             78.828ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.715ns (31.516%)  route 1.554ns (68.484%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.850 - 81.380 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.639     1.642    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.039     3.100    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X46Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     3.396 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.514     3.911    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[3]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.467    82.850    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.114    82.964    
                         clock uncertainty           -0.168    82.797    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.058    82.739    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.739    
                         arrival time                          -3.911    
  -------------------------------------------------------------------
                         slack                                 78.828    

Slack (MET) :             78.981ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.744ns (38.753%)  route 1.176ns (61.247%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 82.850 - 81.380 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.639     1.642    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.419     2.061 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.840     2.901    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X46Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.226 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.335     3.562    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[4]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.467    82.850    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/DATA_CLK_I
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.114    82.964    
                         clock uncertainty           -0.168    82.797    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.254    82.543    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.543    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 78.981    

Slack (MET) :             79.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 82.852 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635     1.638    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y73         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.094 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.586     2.680    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.620     3.424    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.469    82.852    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/C
                         clock pessimism              0.114    82.966    
                         clock uncertainty           -0.168    82.799    
    SLICE_X47Y71         FDRE (Setup_fdre_C_CE)      -0.205    82.594    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]
  -------------------------------------------------------------------
                         required time                         82.593    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 79.169    

Slack (MET) :             79.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 82.852 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635     1.638    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y73         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.094 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.586     2.680    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.620     3.424    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.469    82.852    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]/C
                         clock pessimism              0.114    82.966    
                         clock uncertainty           -0.168    82.799    
    SLICE_X47Y71         FDRE (Setup_fdre_C_CE)      -0.205    82.594    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[1]
  -------------------------------------------------------------------
                         required time                         82.593    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 79.169    

Slack (MET) :             79.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 82.852 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635     1.638    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y73         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.094 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.586     2.680    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.620     3.424    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.469    82.852    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]/C
                         clock pessimism              0.114    82.966    
                         clock uncertainty           -0.168    82.799    
    SLICE_X47Y71         FDRE (Setup_fdre_C_CE)      -0.205    82.594    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[2]
  -------------------------------------------------------------------
                         required time                         82.593    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 79.169    

Slack (MET) :             79.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 82.852 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635     1.638    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y73         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.094 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.586     2.680    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.620     3.424    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.469    82.852    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]/C
                         clock pessimism              0.114    82.966    
                         clock uncertainty           -0.168    82.799    
    SLICE_X47Y71         FDRE (Setup_fdre_C_CE)      -0.205    82.594    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[3]
  -------------------------------------------------------------------
                         required time                         82.593    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 79.169    

Slack (MET) :             79.169ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 82.852 - 81.380 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.806     1.806    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.635     1.638    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X48Y73         FDPE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDPE (Prop_fdpe_C_Q)         0.456     2.094 f  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/Q
                         net (fo=8, routed)           0.586     2.680    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec[2]
    SLICE_X48Y71         LUT1 (Prop_lut1_I0_O)        0.124     2.804 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in[4]_i_1/O
                         net (fo=5, routed)           0.620     3.424    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_resetn
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.612    82.993    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    79.567 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    81.292    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.469    82.852    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]/C
                         clock pessimism              0.114    82.966    
                         clock uncertainty           -0.168    82.799    
    SLICE_X47Y71         FDRE (Setup_fdre_C_CE)      -0.205    82.594    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[4]
  -------------------------------------------------------------------
                         required time                         82.593    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 79.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.270     0.960    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X46Y70         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.893    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.548     0.550    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/DATA_CLK_I
    SLICE_X47Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_sync_fifo_in_reg[0]/Q
                         net (fo=1, routed)           0.110     0.801    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA0
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.252     0.565    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.712    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.228%)  route 0.269ns (67.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.597     0.597    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.547     0.549    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.269     0.946    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.864     0.864    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.815     0.817    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X46Y70         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.234     0.583    
    SLICE_X46Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.838    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X48Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X48Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X48Y71     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X49Y72     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/cdc_sync_stage0_tick_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X48Y73     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X48Y73     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X48Y73     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/data_reset_vec_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X49Y72     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/cdc_sync_stage0_tick_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.690      39.440     SLICE_X46Y70     i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       42.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         45.000      42.845     BUFGCTRL_X0Y2    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.282ns  (logic 0.518ns (40.411%)  route 0.764ns (59.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/C
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]/Q
                         net (fo=12, routed)          0.764     1.282    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][2]
    SLICE_X31Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y52         FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.146ns  (logic 0.478ns (41.710%)  route 0.668ns (58.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/C
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]/Q
                         net (fo=9, routed)           0.668     1.146    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][3]
    SLICE_X30Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)       -0.224     4.776    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.776    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.203ns  (logic 0.518ns (43.056%)  route 0.685ns (56.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/C
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]/Q
                         net (fo=16, routed)          0.685     1.203    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][1]
    SLICE_X31Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y52         FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.666%)  route 0.755ns (62.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/C
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_axis_raddr_reg/Q
                         net (fo=6, routed)           0.755     1.211    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X33Y54         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.067     4.933    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.933    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.654%)  route 0.724ns (61.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/C
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/s_axis_waddr_reg/Q
                         net (fo=6, routed)           0.724     1.180    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/s_axis_waddr_reg
    SLICE_X31Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.112ns  (logic 0.456ns (40.996%)  route 0.656ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=5, routed)           0.656     1.112    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X28Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.985ns  (logic 0.478ns (48.547%)  route 0.507ns (51.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/C
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[4]/Q
                         net (fo=8, routed)           0.507     0.985    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][4]
    SLICE_X30Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y51         FDRE (Setup_fdre_C_D)       -0.215     4.785    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.865ns  (logic 0.478ns (55.277%)  route 0.387ns (44.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.387     0.865    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X33Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)       -0.241     4.759    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.759    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.909ns  (logic 0.518ns (57.006%)  route 0.391ns (42.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/C
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]/Q
                         net (fo=15, routed)          0.391     0.909    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/id_reg[4][0]
    SLICE_X31Y52         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y52         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.435ns  (logic 0.642ns (44.727%)  route 0.793ns (55.273%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/C
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/cdc_sync_fifo_ram_reg[0]/Q
                         net (fo=2, routed)           0.793     1.311    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/response_dest_resp_eot
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.435 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/eot_i_1/O
                         net (fo=1, routed)           0.000     1.435    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot0
    SLICE_X31Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)        0.031    10.031    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_reg
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  8.596    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  clk_fpga_0

Setup :           37  Failing Endpoints,  Worst Slack       -3.136ns,  Total Violation     -109.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.479ns  (logic 0.456ns (18.393%)  route 2.023ns (81.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 312.741 - 310.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 312.827 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.737   312.827    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.456   313.283 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[11]/Q
                         net (fo=1, routed)           2.023   315.306    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[11]
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.562   312.742    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]/C
                         clock pessimism              0.000   312.742    
                         clock uncertainty           -0.491   312.251    
    SLICE_X25Y31         FDCE (Setup_fdce_C_D)       -0.081   312.170    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[11]
  -------------------------------------------------------------------
                         required time                        312.170    
                         arrival time                        -315.306    
  -------------------------------------------------------------------
                         slack                                 -3.136    

Slack (VIOLATED) :        -3.132ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.510ns  (logic 0.456ns (18.165%)  route 2.054ns (81.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 312.754 - 310.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 312.840 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.750   312.840    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.456   313.296 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           2.054   315.350    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[24]
    SLICE_X20Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.574   312.754    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X20Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000   312.754    
                         clock uncertainty           -0.491   312.263    
    SLICE_X20Y35         FDCE (Setup_fdce_C_D)       -0.045   312.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                        312.218    
                         arrival time                        -315.350    
  -------------------------------------------------------------------
                         slack                                 -3.132    

Slack (VIOLATED) :        -3.129ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.507ns  (logic 0.456ns (18.186%)  route 2.051ns (81.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 312.753 - 310.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 312.840 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.750   312.840    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.456   313.296 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[22]/Q
                         net (fo=1, routed)           2.051   315.347    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[22]
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.573   312.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]/C
                         clock pessimism              0.000   312.753    
                         clock uncertainty           -0.491   312.262    
    SLICE_X21Y34         FDCE (Setup_fdce_C_D)       -0.043   312.219    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[22]
  -------------------------------------------------------------------
                         required time                        312.219    
                         arrival time                        -315.347    
  -------------------------------------------------------------------
                         slack                                 -3.129    

Slack (VIOLATED) :        -3.102ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.459ns  (logic 0.456ns (18.544%)  route 2.003ns (81.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 312.741 - 310.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 312.827 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.737   312.827    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.456   313.283 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[10]/Q
                         net (fo=1, routed)           2.003   315.286    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[10]
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.562   312.742    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]/C
                         clock pessimism              0.000   312.742    
                         clock uncertainty           -0.491   312.251    
    SLICE_X25Y31         FDCE (Setup_fdce_C_D)       -0.067   312.184    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[10]
  -------------------------------------------------------------------
                         required time                        312.184    
                         arrival time                        -315.286    
  -------------------------------------------------------------------
                         slack                                 -3.102    

Slack (VIOLATED) :        -3.094ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.454ns  (logic 0.456ns (18.585%)  route 1.998ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 312.746 - 310.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 312.834 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.744   312.834    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X27Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.456   313.290 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[31]/Q
                         net (fo=1, routed)           1.998   315.288    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[31]
    SLICE_X24Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.567   312.747    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X24Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[31]/C
                         clock pessimism              0.000   312.747    
                         clock uncertainty           -0.491   312.256    
    SLICE_X24Y35         FDCE (Setup_fdce_C_D)       -0.062   312.194    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[31]
  -------------------------------------------------------------------
                         required time                        312.194    
                         arrival time                        -315.287    
  -------------------------------------------------------------------
                         slack                                 -3.094    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.418ns  (logic 0.456ns (18.861%)  route 1.962ns (81.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 312.753 - 310.000 ) 
    Source Clock Delay      (SCD):    3.041ns = ( 312.837 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.747   312.837    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.456   313.293 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[16]/Q
                         net (fo=1, routed)           1.962   315.255    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[16]
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.573   312.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]/C
                         clock pessimism              0.000   312.753    
                         clock uncertainty           -0.491   312.262    
    SLICE_X21Y34         FDCE (Setup_fdce_C_D)       -0.081   312.181    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[16]
  -------------------------------------------------------------------
                         required time                        312.181    
                         arrival time                        -315.255    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.390ns  (logic 0.456ns (19.081%)  route 1.934ns (80.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 312.753 - 310.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 312.840 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.750   312.840    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.456   313.296 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/Q
                         net (fo=1, routed)           1.934   315.230    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[21]
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.573   312.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/C
                         clock pessimism              0.000   312.753    
                         clock uncertainty           -0.491   312.262    
    SLICE_X21Y34         FDCE (Setup_fdce_C_D)       -0.092   312.170    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]
  -------------------------------------------------------------------
                         required time                        312.170    
                         arrival time                        -315.230    
  -------------------------------------------------------------------
                         slack                                 -3.060    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.406ns  (logic 0.456ns (18.951%)  route 1.950ns (81.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 312.745 - 310.000 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 312.830 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.740   312.830    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X24Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.456   313.286 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[14]/Q
                         net (fo=1, routed)           1.950   315.236    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[14]
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.565   312.745    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[14]/C
                         clock pessimism              0.000   312.745    
                         clock uncertainty           -0.491   312.254    
    SLICE_X24Y33         FDCE (Setup_fdce_C_D)       -0.067   312.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[14]
  -------------------------------------------------------------------
                         required time                        312.187    
                         arrival time                        -315.236    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -3.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.423ns  (logic 0.518ns (21.375%)  route 1.905ns (78.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 312.750 - 310.000 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 312.834 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.744   312.834    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X22Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.518   313.352 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[15]/Q
                         net (fo=1, routed)           1.905   315.257    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[15]
    SLICE_X22Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.571   312.751    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X22Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[15]/C
                         clock pessimism              0.000   312.751    
                         clock uncertainty           -0.491   312.260    
    SLICE_X22Y33         FDCE (Setup_fdce_C_D)       -0.031   312.229    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[15]
  -------------------------------------------------------------------
                         required time                        312.229    
                         arrival time                        -315.257    
  -------------------------------------------------------------------
                         slack                                 -3.028    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (clk_fpga_0 rise@310.000ns - mmcm_clk_0_s_1 rise@309.796ns)
  Data Path Delay:        2.419ns  (logic 0.456ns (18.851%)  route 1.963ns (81.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 312.746 - 310.000 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 312.833 - 309.796 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                    309.796   309.796 r  
    PS7_X0Y0             PS7                          0.000   309.796 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   310.989    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980   313.070    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   308.783 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206   310.989    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101   311.090 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.743   312.833    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.456   313.289 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[4]/Q
                         net (fo=1, routed)           1.963   315.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[4]
    SLICE_X22Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   311.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   311.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.567   312.747    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X22Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[4]/C
                         clock pessimism              0.000   312.747    
                         clock uncertainty           -0.491   312.256    
    SLICE_X22Y30         FDCE (Setup_fdce_C_D)       -0.028   312.228    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[4]
  -------------------------------------------------------------------
                         required time                        312.228    
                         arrival time                        -315.252    
  -------------------------------------------------------------------
                         slack                                 -3.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.186ns (18.383%)  route 0.826ns (81.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.612     0.948    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X1Y25          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.089 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[1]/Q
                         net (fo=2, routed)           0.826     1.914    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data[1]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.045     1.959 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[1]_i_1_n_5
    SLICE_X0Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.880     1.246    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X0Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.491     1.737    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.121     1.858    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.128ns (13.894%)  route 0.793ns (86.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[25]/Q
                         net (fo=1, routed)           0.793     1.848    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[25]
    SLICE_X20Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.859     1.225    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X20Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.491     1.716    
    SLICE_X20Y35         FDCE (Hold_fdce_C_D)         0.010     1.726    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.732%)  route 0.863ns (82.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.613     0.949    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/hdmi_clk
    SLICE_X3Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=2, routed)           0.863     1.952    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_data[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.045     1.997 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.997    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status[0]_i_1_n_5
    SLICE_X0Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.880     1.246    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/s_axi_aclk
    SLICE_X0Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.491     1.737    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.120     1.857    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_data_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.771%)  route 0.883ns (86.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.583     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[8]/Q
                         net (fo=1, routed)           0.883     1.942    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[8]
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X25Y31         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[8]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X25Y31         FDCE (Hold_fdce_C_D)         0.072     1.779    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.077%)  route 0.861ns (85.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.590     0.926    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y33         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[18]/Q
                         net (fo=1, routed)           0.861     1.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[18]
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.858     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.491     1.715    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.047     1.762    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.141ns (14.089%)  route 0.860ns (85.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[21]/Q
                         net (fo=1, routed)           0.860     1.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[21]
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.858     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.491     1.715    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.047     1.762    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.164ns (15.888%)  route 0.868ns (84.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X22Y34         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[23]/Q
                         net (fo=1, routed)           0.868     1.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[23]
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.858     1.224    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X21Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[23]/C
                         clock pessimism              0.000     1.224    
                         clock uncertainty            0.491     1.715    
    SLICE_X21Y34         FDCE (Hold_fdce_C_D)         0.078     1.793    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.696%)  route 0.889ns (86.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.587     0.923    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[0]/Q
                         net (fo=1, routed)           0.889     1.952    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[0]
    SLICE_X22Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.853     1.219    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X22Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[0]/C
                         clock pessimism              0.000     1.219    
                         clock uncertainty            0.491     1.710    
    SLICE_X22Y30         FDCE (Hold_fdce_C_D)         0.075     1.785    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.619%)  route 0.894ns (86.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X21Y35         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           0.894     1.962    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[24]
    SLICE_X20Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.859     1.225    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X20Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.491     1.716    
    SLICE_X20Y35         FDCE (Hold_fdce_C_D)         0.076     1.792    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.748%)  route 0.885ns (86.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/hdmi_clk
    SLICE_X25Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold_reg[17]/Q
                         net (fo=1, routed)           0.885     1.946    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_hold[17]
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/s_axi_aclk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.491     1.709    
    SLICE_X24Y33         FDCE (Hold_fdce_C_D)         0.066     1.775    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_d_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -7.443ns,  Total Violation     -180.860ns
Hold  :           15  Failing Endpoints,  Worst Slack       -1.077ns,  Total Violation       -9.925ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.443ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.432ns  (logic 0.478ns (4.181%)  route 10.954ns (95.819%))
  Logic Levels:           0  
  Clock Path Skew:        4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 892.863 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.429ns = ( 888.491 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.786   888.491    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.478   888.969 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[8]/Q
                         net (fo=1, routed)          10.954   899.923    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[8]
    SLICE_X106Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.684   892.863    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X106Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]/C
                         clock pessimism              0.000   892.863    
                         clock uncertainty           -0.151   892.712    
    SLICE_X106Y51        FDCE (Setup_fdce_C_D)       -0.232   892.480    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[8]
  -------------------------------------------------------------------
                         required time                        892.480    
                         arrival time                        -899.923    
  -------------------------------------------------------------------
                         slack                                 -7.443    

Slack (VIOLATED) :        -7.068ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.011ns  (logic 0.478ns (4.341%)  route 10.533ns (95.659%))
  Logic Levels:           0  
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 892.789 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.430ns = ( 888.490 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.785   888.490    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.478   888.968 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[28]/Q
                         net (fo=1, routed)          10.533   899.500    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[28]
    SLICE_X104Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.610   892.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y52        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]/C
                         clock pessimism              0.000   892.789    
                         clock uncertainty           -0.151   892.638    
    SLICE_X104Y52        FDCE (Setup_fdce_C_D)       -0.205   892.433    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[28]
  -------------------------------------------------------------------
                         required time                        892.433    
                         arrival time                        -899.501    
  -------------------------------------------------------------------
                         slack                                 -7.068    

Slack (VIOLATED) :        -7.053ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.155ns  (logic 0.518ns (4.644%)  route 10.637ns (95.356%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 892.789 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.429ns = ( 888.491 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.786   888.491    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.518   889.009 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[15]/Q
                         net (fo=1, routed)          10.637   899.646    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[15]
    SLICE_X104Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.610   892.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]/C
                         clock pessimism              0.000   892.789    
                         clock uncertainty           -0.151   892.638    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.045   892.593    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[15]
  -------------------------------------------------------------------
                         required time                        892.593    
                         arrival time                        -899.646    
  -------------------------------------------------------------------
                         slack                                 -7.053    

Slack (VIOLATED) :        -7.009ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.227ns  (logic 0.580ns (5.166%)  route 10.647ns (94.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 892.862 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.350ns = ( 888.570 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.865   888.570    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X110Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.456   889.026 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/Q
                         net (fo=1, routed)          10.647   899.673    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data[1]
    SLICE_X108Y56        LUT4 (Prop_lut4_I0_O)        0.124   899.797 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[1]_i_1/O
                         net (fo=1, routed)           0.000   899.797    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[1]_i_1_n_5
    SLICE_X108Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.683   892.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X108Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[1]/C
                         clock pessimism              0.000   892.862    
                         clock uncertainty           -0.151   892.711    
    SLICE_X108Y56        FDCE (Setup_fdce_C_D)        0.077   892.788    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[1]
  -------------------------------------------------------------------
                         required time                        892.788    
                         arrival time                        -899.797    
  -------------------------------------------------------------------
                         slack                                 -7.009    

Slack (VIOLATED) :        -6.924ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        11.041ns  (logic 0.518ns (4.692%)  route 10.523ns (95.308%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 892.789 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.429ns = ( 888.491 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.786   888.491    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.518   889.009 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[11]/Q
                         net (fo=1, routed)          10.523   899.531    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[11]
    SLICE_X104Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.610   892.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]/C
                         clock pessimism              0.000   892.789    
                         clock uncertainty           -0.151   892.638    
    SLICE_X104Y50        FDCE (Setup_fdce_C_D)       -0.031   892.607    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[11]
  -------------------------------------------------------------------
                         required time                        892.607    
                         arrival time                        -899.531    
  -------------------------------------------------------------------
                         slack                                 -6.924    

Slack (VIOLATED) :        -6.855ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.903ns  (logic 0.456ns (4.182%)  route 10.447ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 892.863 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.351ns = ( 888.569 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.864   888.569    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X106Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.456   889.025 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/Q
                         net (fo=1, routed)          10.447   899.472    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[10]
    SLICE_X106Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.684   892.863    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X106Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]/C
                         clock pessimism              0.000   892.863    
                         clock uncertainty           -0.151   892.712    
    SLICE_X106Y51        FDCE (Setup_fdce_C_D)       -0.095   892.617    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[10]
  -------------------------------------------------------------------
                         required time                        892.617    
                         arrival time                        -899.472    
  -------------------------------------------------------------------
                         slack                                 -6.855    

Slack (VIOLATED) :        -6.742ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.823ns  (logic 0.518ns (4.786%)  route 10.305ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 892.789 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.429ns = ( 888.491 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.786   888.491    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.518   889.009 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[0]/Q
                         net (fo=1, routed)          10.305   899.313    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[0]
    SLICE_X103Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.610   892.789    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X103Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]/C
                         clock pessimism              0.000   892.789    
                         clock uncertainty           -0.151   892.638    
    SLICE_X103Y51        FDCE (Setup_fdce_C_D)       -0.067   892.571    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[0]
  -------------------------------------------------------------------
                         required time                        892.571    
                         arrival time                        -899.313    
  -------------------------------------------------------------------
                         slack                                 -6.742    

Slack (VIOLATED) :        -6.736ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.705ns  (logic 0.478ns (4.465%)  route 10.227ns (95.535%))
  Logic Levels:           0  
  Clock Path Skew:        4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 892.863 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.429ns = ( 888.491 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.786   888.491    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y51        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.478   888.969 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[4]/Q
                         net (fo=1, routed)          10.227   899.195    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[4]
    SLICE_X106Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.684   892.863    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X106Y51        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]/C
                         clock pessimism              0.000   892.863    
                         clock uncertainty           -0.151   892.712    
    SLICE_X106Y51        FDCE (Setup_fdce_C_D)       -0.252   892.460    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[4]
  -------------------------------------------------------------------
                         required time                        892.460    
                         arrival time                        -899.195    
  -------------------------------------------------------------------
                         slack                                 -6.736    

Slack (VIOLATED) :        -6.527ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.639ns  (logic 0.456ns (4.286%)  route 10.183ns (95.714%))
  Logic Levels:           0  
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 892.863 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.351ns = ( 888.569 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.864   888.569    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X106Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.456   889.025 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[12]/Q
                         net (fo=1, routed)          10.183   899.208    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[12]
    SLICE_X108Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.684   892.863    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]/C
                         clock pessimism              0.000   892.863    
                         clock uncertainty           -0.151   892.712    
    SLICE_X108Y50        FDCE (Setup_fdce_C_D)       -0.031   892.681    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[12]
  -------------------------------------------------------------------
                         required time                        892.681    
                         arrival time                        -899.208    
  -------------------------------------------------------------------
                         slack                                 -6.527    

Slack (VIOLATED) :        -6.523ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (clk_fpga_0 rise@890.000ns - mmcm_clk_1_s rise@889.920ns)
  Data Path Delay:        10.602ns  (logic 0.456ns (4.301%)  route 10.146ns (95.699%))
  Logic Levels:           0  
  Clock Path Skew:        4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 892.864 - 890.000 ) 
    Source Clock Delay      (SCD):    -1.353ns = ( 888.567 - 889.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                    889.920   889.920 r  
    L18                                               0.000   889.920 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   889.920    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916   890.836 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285   892.121    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406   884.715 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889   886.604    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   886.705 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.862   888.567    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X109Y58        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.456   889.023 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)          10.146   899.169    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle
    SLICE_X111Y58        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    890.000   890.000 r  
    PS7_X0Y0             PS7                          0.000   890.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   891.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   891.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.685   892.864    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X111Y58        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.000   892.864    
                         clock uncertainty           -0.151   892.713    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)       -0.067   892.646    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                        892.646    
                         arrival time                        -899.169    
  -------------------------------------------------------------------
                         slack                                 -6.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.367ns (8.259%)  route 4.077ns (91.741%))
  Logic Levels:           0  
  Clock Path Skew:        5.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.684    -1.966    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X106Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.367    -1.599 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[14]/Q
                         net (fo=1, routed)           4.077     2.478    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[14]
    SLICE_X108Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.864     3.158    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X108Y50        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]/C
                         clock pessimism              0.000     3.158    
                         clock uncertainty            0.151     3.309    
    SLICE_X108Y50        FDCE (Hold_fdce_C_D)         0.246     3.555    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.555    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.034ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.367ns (8.311%)  route 4.049ns (91.689%))
  Logic Levels:           0  
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    -2.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.546    -2.104    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X84Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.737 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           4.049     2.312    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X83Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.721     3.015    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X83Y53         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.000     3.015    
                         clock uncertainty            0.151     3.166    
    SLICE_X83Y53         FDCE (Hold_fdce_C_D)         0.180     3.346    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.943ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.367ns (8.139%)  route 4.142ns (91.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.682    -1.968    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X113Y87        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.367    -1.601 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/Q
                         net (fo=1, routed)           4.142     2.542    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle
    SLICE_X113Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.860     3.154    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y85        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                         clock pessimism              0.000     3.154    
                         clock uncertainty            0.151     3.305    
    SLICE_X113Y85        FDCE (Hold_fdce_C_D)         0.180     3.485    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                 -0.943    

Slack (VIOLATED) :        -0.899ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.337ns (7.599%)  route 4.098ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        5.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.684    -1.966    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X106Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.337    -1.629 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[3]/Q
                         net (fo=1, routed)           4.098     2.469    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[3]
    SLICE_X106Y49        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.882     3.176    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X106Y49        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]/C
                         clock pessimism              0.000     3.176    
                         clock uncertainty            0.151     3.327    
    SLICE_X106Y49        FDCE (Hold_fdce_C_D)         0.041     3.368    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.879ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.578ns (12.236%)  route 4.146ns (87.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    -1.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.686    -1.964    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X110Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.337    -1.627 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/Q
                         net (fo=1, routed)           4.146     2.519    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data[0]
    SLICE_X108Y56        LUT4 (Prop_lut4_I0_O)        0.241     2.760 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[0]_i_1/O
                         net (fo=1, routed)           0.000     2.760    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[0]_i_1_n_5
    SLICE_X108Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.863     3.157    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X108Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]/C
                         clock pessimism              0.000     3.157    
                         clock uncertainty            0.151     3.308    
    SLICE_X108Y56        FDCE (Hold_fdce_C_D)         0.331     3.639    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                 -0.879    

Slack (VIOLATED) :        -0.702ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.385ns (8.259%)  route 4.277ns (91.741%))
  Logic Levels:           0  
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.609    -2.041    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y56        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDRE (Prop_fdre_C_Q)         0.385    -1.656 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[30]/Q
                         net (fo=1, routed)           4.277     2.621    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[30]
    SLICE_X104Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.784     3.078    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]/C
                         clock pessimism              0.000     3.078    
                         clock uncertainty            0.151     3.229    
    SLICE_X104Y57        FDCE (Hold_fdce_C_D)         0.094     3.323    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.651ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.418ns (8.599%)  route 4.443ns (91.401%))
  Logic Levels:           0  
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.609    -2.041    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y56        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDRE (Prop_fdre_C_Q)         0.418    -1.623 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[29]/Q
                         net (fo=1, routed)           4.443     2.821    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[29]
    SLICE_X104Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.784     3.078    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]/C
                         clock pessimism              0.000     3.078    
                         clock uncertainty            0.151     3.229    
    SLICE_X104Y57        FDCE (Hold_fdce_C_D)         0.243     3.472    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.633ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.467ns (9.393%)  route 4.505ns (90.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    -1.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.686    -1.964    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X110Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.367    -1.597 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]/Q
                         net (fo=1, routed)           4.505     2.908    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_data[2]
    SLICE_X108Y56        LUT4 (Prop_lut4_I0_O)        0.100     3.008 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[2]_i_1/O
                         net (fo=1, routed)           0.000     3.008    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status[2]_i_1_n_5
    SLICE_X108Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.863     3.157    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/s_axi_aclk
    SLICE_X108Y56        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]/C
                         clock pessimism              0.000     3.157    
                         clock uncertainty            0.151     3.308    
    SLICE_X108Y56        FDCE (Hold_fdce_C_D)         0.333     3.641    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_data_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.641    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                 -0.633    

Slack (VIOLATED) :        -0.583ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.418ns (8.496%)  route 4.502ns (91.504%))
  Logic Levels:           0  
  Clock Path Skew:        5.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.609    -2.041    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y53        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.418    -1.623 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[21]/Q
                         net (fo=1, routed)           4.502     2.880    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[21]
    SLICE_X104Y54        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.785     3.079    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y54        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]/C
                         clock pessimism              0.000     3.079    
                         clock uncertainty            0.151     3.230    
    SLICE_X104Y54        FDCE (Hold_fdce_C_D)         0.233     3.463    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.525ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 0.418ns (8.374%)  route 4.574ns (91.626%))
  Logic Levels:           0  
  Clock Path Skew:        5.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162     2.034    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500    -5.465 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725    -3.740    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.649 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.609    -2.041    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_drp_sel_reg
    SLICE_X104Y56        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDRE (Prop_fdre_C_Q)         0.418    -1.623 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[24]/Q
                         net (fo=1, routed)           4.574     2.951    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold[24]
    SLICE_X104Y54        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.785     3.079    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/s_axi_aclk
    SLICE_X104Y54        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]/C
                         clock pessimism              0.000     3.079    
                         clock uncertainty            0.151     3.230    
    SLICE_X104Y54        FDCE (Hold_fdce_C_D)         0.246     3.476    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_clock_mon/up_d_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                 -0.525    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.996ns  (logic 1.343ns (67.291%)  route 0.653ns (32.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X46Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.653     1.996    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X47Y70         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.285     9.715    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.861ns  (logic 1.336ns (71.800%)  route 0.525ns (28.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X46Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     1.336 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.525     1.861    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X47Y70         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.265     9.735    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.861    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.935ns  (logic 1.309ns (67.654%)  route 0.626ns (32.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X46Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.626     1.935    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X47Y70         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.081     9.919    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.687ns  (logic 1.344ns (79.647%)  route 0.343ns (20.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X46Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.343     1.687    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X47Y70         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.271     9.729    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  8.042    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.550ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.841%)  route 0.933ns (67.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/C
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[2]/Q
                         net (fo=1, routed)           0.933     1.389    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[2]
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)       -0.061     7.939    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.646ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.832%)  route 0.817ns (64.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/C
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[1]/Q
                         net (fo=1, routed)           0.817     1.273    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[1]
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)       -0.081     7.919    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  6.646    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (36.004%)  route 0.811ns (63.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/C
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[3]/Q
                         net (fo=1, routed)           0.811     1.267    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[3]
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)       -0.058     7.942    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.841%)  route 0.537ns (56.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66                                      0.000     0.000 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/C
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel_reg[0]/Q
                         net (fo=1, routed)           0.537     0.956    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/din_waddr_rel[0]
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)       -0.222     7.778    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  6.822    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            9  Failing Endpoints,  Worst Slack       -0.661ns,  Total Violation       -3.432ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.838ns  (logic 1.389ns (28.711%)  route 3.449ns (71.288%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.590     4.169    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I0_O)        0.117     4.286 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[6]_INST_0/O
                         net (fo=1, routed)           0.552     4.838    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[6]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[6]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[6])
                                                     -0.823     4.177    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.177    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.975ns  (logic 1.396ns (28.059%)  route 3.579ns (71.941%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.590     4.169    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.293 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[2]_INST_0/O
                         net (fo=1, routed)           0.682     4.975    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[2]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[2]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[2])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.736ns  (logic 1.388ns (29.305%)  route 3.348ns (70.695%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.651     4.229    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.116     4.345 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[7]_INST_0/O
                         net (fo=1, routed)           0.391     4.736    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[7]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[7]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[7])
                                                     -0.803     4.197    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.721ns  (logic 1.388ns (29.401%)  route 3.333ns (70.599%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.610     4.189    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I2_O)        0.116     4.305 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[1]_INST_0/O
                         net (fo=1, routed)           0.416     4.721    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[1]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[1])
                                                     -0.803     4.197    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.883ns  (logic 1.396ns (28.588%)  route 3.487ns (71.412%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.651     4.229    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT4 (Prop_lut4_I0_O)        0.124     4.353 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[5]_INST_0/O
                         net (fo=1, routed)           0.530     4.883    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[5]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[5])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.715ns  (logic 1.396ns (29.607%)  route 3.319ns (70.393%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.610     4.189    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.124     4.313 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[3]_INST_0/O
                         net (fo=1, routed)           0.402     4.715    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[3]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[3]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[3])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.578ns  (logic 1.396ns (30.491%)  route 3.182ns (69.509%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/C
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[26]/Q
                         net (fo=5, routed)           1.118     1.636    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/eot_mem[26]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.124     1.760 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.760    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_6_n_5
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     1.969 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.738     2.707    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_2_n_5
    SLICE_X26Y57         LUT6 (Prop_lut6_I0_O)        0.297     3.004 f  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1/O
                         net (fo=3, routed)           0.450     3.454    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wlast_INST_0_i_1_n_5
    SLICE_X26Y58         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_dma_mm/i_data_mover/m_dest_axi_wstrb[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.488     4.067    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/last_eot_reg_0
    SLICE_X26Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.191 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_dest_req_fifo/m_dest_axi_wstrb[4]_INST_0/O
                         net (fo=1, routed)           0.387     4.578    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP1_WSTRB[4]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP1WSTRB[4]
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP1ACLK_SAXIHP1WSTRB[4])
                                                     -0.599     4.401    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.897ns  (logic 1.510ns (30.834%)  route 3.387ns (69.166%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/Q
                         net (fo=5, routed)           1.114     1.632    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[15]
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.756 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12/O
                         net (fo=1, routed)           0.000     1.756    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12_n_5
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     1.973 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6/O
                         net (fo=1, routed)           0.000     1.973    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6_n_5
    SLICE_X29Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     2.067 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3/O
                         net (fo=2, routed)           0.681     2.748    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3_n_5
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.316     3.064 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.583     3.648    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_5
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.673     4.445    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/active_reg
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.117     4.562 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/m_axis_raddr_i_1__0/O
                         net (fo=1, routed)           0.335     4.897    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync_n_7
    SLICE_X34Y51         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)       -0.237     4.763    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg
  -------------------------------------------------------------------
                         required time                          4.763    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.811ns  (logic 1.511ns (31.409%)  route 3.300ns (68.591%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/Q
                         net (fo=5, routed)           1.114     1.632    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[15]
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.756 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12/O
                         net (fo=1, routed)           0.000     1.756    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12_n_5
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     1.973 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6/O
                         net (fo=1, routed)           0.000     1.973    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6_n_5
    SLICE_X29Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     2.067 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3/O
                         net (fo=2, routed)           0.681     2.748    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3_n_5
    SLICE_X32Y51         LUT5 (Prop_lut5_I0_O)        0.316     3.064 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0/O
                         net (fo=2, routed)           0.583     3.648    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_2__0_n_5
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_2/O
                         net (fo=12, routed)          0.581     4.352    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.118     4.470 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0/O
                         net (fo=1, routed)           0.340     4.811    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_i_1__0_n_5
    SLICE_X34Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.215     4.785    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_eot_reg
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.999ns  (logic 1.517ns (30.349%)  route 3.482ns (69.651%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/C
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/eot_mem_reg[15]/Q
                         net (fo=5, routed)           1.114     1.632    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[15]
    SLICE_X29Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.756 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12/O
                         net (fo=1, routed)           0.000     1.756    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_i_12_n_5
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     1.973 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6/O
                         net (fo=1, routed)           0.000     1.973    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_6_n_5
    SLICE_X29Y52         MUXF8 (Prop_muxf8_I1_O)      0.094     2.067 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3/O
                         net (fo=2, routed)           0.987     3.054    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/active_reg_i_3_n_5
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.316     3.370 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0/O
                         net (fo=7, routed)           0.569     3.939    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[4]_i_2__0_n_5
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.063 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0/O
                         net (fo=1, routed)           0.812     4.875    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_2__0_n_5
    SLICE_X27Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.999 r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0/O
                         net (fo=1, routed)           0.000     4.999    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1__0_n_5
    SLICE_X27Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)        0.032     5.032    i_system_wrapper/system_i/axi_ad9643_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.308%)  route 0.612ns (76.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.612     1.665    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X58Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.710 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_i_1/O
                         net (fo=1, routed)           0.000     1.710    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_i_1_n_5
    SLICE_X58Y72         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.834     1.200    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X58Y72         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.171     1.371    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.120     1.491    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.884%)  route 0.694ns (83.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.630     0.966    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X113Y82        FDPE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDPE (Prop_fdpe_C_Q)         0.141     1.107 r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.694     1.801    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X113Y83        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.901     1.267    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X113Y83        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.171     1.438    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.070     1.508    i_system_wrapper/system_i/axi_ad9643/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.100%)  route 0.739ns (79.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.192     1.837    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.836     1.202    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.171     1.373    
    SLICE_X54Y68         FDRE (Hold_fdre_C_R)         0.009     1.382    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.100%)  route 0.739ns (79.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.192     1.837    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.836     1.202    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.171     1.373    
    SLICE_X54Y68         FDRE (Hold_fdre_C_R)         0.009     1.382    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.100%)  route 0.739ns (79.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.192     1.837    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.836     1.202    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.171     1.373    
    SLICE_X54Y68         FDRE (Hold_fdre_C_R)         0.009     1.382    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.100%)  route 0.739ns (79.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.192     1.837    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.836     1.202    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y68         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.171     1.373    
    SLICE_X54Y68         FDRE (Hold_fdre_C_R)         0.009     1.382    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.413%)  route 0.772ns (80.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.225     1.870    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.838     1.204    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.171     1.375    
    SLICE_X54Y66         FDRE (Hold_fdre_C_R)         0.009     1.384    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.413%)  route 0.772ns (80.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.225     1.870    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.838     1.204    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[40]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.171     1.375    
    SLICE_X54Y66         FDRE (Hold_fdre_C_R)         0.009     1.384    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.413%)  route 0.772ns (80.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.225     1.870    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.838     1.204    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[42]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.171     1.375    
    SLICE_X54Y66         FDRE (Hold_fdre_C_R)         0.009     1.384    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.413%)  route 0.772ns (80.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.576     0.912    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X55Y96         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  i_system_wrapper/system_i/sys_rstgen/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3, routed)           0.547     1.600    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_rst
    SLICE_X54Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.645 r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1/O
                         net (fo=32, routed)          0.225     1.870    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d[63]_i_1_n_5
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.838     1.204    i_system_wrapper/system_i/util_cpack_ad9643/inst/adc_clk
    SLICE_X54Y66         FDRE                                         r  i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[44]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.171     1.375    
    SLICE_X54Y66         FDRE (Hold_fdre_C_R)         0.009     1.384    i_system_wrapper/system_i/util_cpack_ad9643/inst/g_in[1].adc_data_d_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.294ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.251ns  (logic 0.518ns (41.400%)  route 0.733ns (58.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           0.733     1.251    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[5]
    SLICE_X63Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.252%)  route 0.578ns (54.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.578     1.056    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[1]
    SLICE_X64Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)       -0.270     8.370    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.370    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.945ns  (logic 0.478ns (50.587%)  route 0.467ns (49.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.467     0.945    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[6]
    SLICE_X64Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)       -0.264     8.376    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.376    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.988ns  (logic 0.478ns (48.371%)  route 0.510ns (51.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.510     0.988    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[4]
    SLICE_X62Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)       -0.218     8.422    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.045%)  route 0.607ns (53.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X66Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           0.607     1.125    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[3]
    SLICE_X64Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)       -0.081     8.559    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.096%)  route 0.627ns (57.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/C
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[7]/Q
                         net (fo=1, routed)           0.627     1.083    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[7]
    SLICE_X65Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X65Y71         FDRE (Setup_fdre_C_D)       -0.067     8.573    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.568%)  route 0.591ns (56.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/C
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[2]/Q
                         net (fo=1, routed)           0.591     1.047    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[2]
    SLICE_X64Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)       -0.093     8.547    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.547    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.640ns  (MaxDelay Path 8.640ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.474%)  route 0.451ns (46.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.640ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, routed)           0.451     0.969    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_5_[0]
    SLICE_X64Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.640     8.640    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)       -0.095     8.545    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  7.576    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_0_s_1

Setup :          208  Failing Endpoints,  Worst Slack       -3.177ns,  Total Violation     -622.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.177ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.556ns  (logic 0.518ns (20.269%)  route 2.038ns (79.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 23.037 - 20.204 ) 
    Source Clock Delay      (SCD):    3.127ns = ( 23.127 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.833    23.127    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X2Y35          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518    23.645 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[51]/Q
                         net (fo=1, routed)           2.038    25.683    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[51]
    SLICE_X3Y34          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.653    23.037    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X3Y34          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]/C
                         clock pessimism              0.000    23.037    
                         clock uncertainty           -0.491    22.546    
    SLICE_X3Y34          FDCE (Setup_fdce_C_D)       -0.040    22.506    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[51]
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 -3.177    

Slack (VIOLATED) :        -3.170ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.554ns  (logic 0.518ns (20.282%)  route 2.036ns (79.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.963 - 20.204 ) 
    Source Clock Delay      (SCD):    3.048ns = ( 23.048 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.754    23.048    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X8Y39          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518    23.566 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[190]/Q
                         net (fo=1, routed)           2.036    25.602    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[190]
    SLICE_X11Y39         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.579    22.963    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X11Y39         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]/C
                         clock pessimism              0.000    22.963    
                         clock uncertainty           -0.491    22.472    
    SLICE_X11Y39         FDCE (Setup_fdce_C_D)       -0.040    22.432    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[190]
  -------------------------------------------------------------------
                         required time                         22.432    
                         arrival time                         -25.602    
  -------------------------------------------------------------------
                         slack                                 -3.170    

Slack (VIOLATED) :        -3.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[214]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[214]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.371ns  (logic 0.478ns (20.157%)  route 1.893ns (79.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.952 - 20.204 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 23.037 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.743    23.037    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X10Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.478    23.515 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[214]/Q
                         net (fo=1, routed)           1.893    25.408    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[214]
    SLICE_X9Y28          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.568    22.952    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X9Y28          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[214]/C
                         clock pessimism              0.000    22.952    
                         clock uncertainty           -0.491    22.461    
    SLICE_X9Y28          FDCE (Setup_fdce_C_D)       -0.212    22.249    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[214]
  -------------------------------------------------------------------
                         required time                         22.249    
                         arrival time                         -25.408    
  -------------------------------------------------------------------
                         slack                                 -3.159    

Slack (VIOLATED) :        -3.159ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.539ns  (logic 0.518ns (20.402%)  route 2.021ns (79.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 22.950 - 20.204 ) 
    Source Clock Delay      (SCD):    3.032ns = ( 23.032 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.738    23.032    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X18Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDCE (Prop_fdce_C_Q)         0.518    23.550 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[18]/Q
                         net (fo=1, routed)           2.021    25.571    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[18]
    SLICE_X17Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.566    22.950    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X17Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism              0.000    22.950    
                         clock uncertainty           -0.491    22.459    
    SLICE_X17Y27         FDCE (Setup_fdce_C_D)       -0.047    22.412    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -25.571    
  -------------------------------------------------------------------
                         slack                                 -3.159    

Slack (VIOLATED) :        -3.158ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[172]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.498ns  (logic 0.456ns (18.252%)  route 2.042ns (81.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 22.959 - 20.204 ) 
    Source Clock Delay      (SCD):    3.047ns = ( 23.047 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.753    23.047    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X13Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.456    23.503 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[172]/Q
                         net (fo=1, routed)           2.042    25.545    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[172]
    SLICE_X13Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575    22.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X13Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[172]/C
                         clock pessimism              0.000    22.959    
                         clock uncertainty           -0.491    22.468    
    SLICE_X13Y36         FDCE (Setup_fdce_C_D)       -0.081    22.387    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[172]
  -------------------------------------------------------------------
                         required time                         22.387    
                         arrival time                         -25.545    
  -------------------------------------------------------------------
                         slack                                 -3.158    

Slack (VIOLATED) :        -3.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.358ns  (logic 0.419ns (17.770%)  route 1.939ns (82.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 23.040 - 20.204 ) 
    Source Clock Delay      (SCD):    3.128ns = ( 23.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.834    23.128    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X3Y37          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419    23.547 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[62]/Q
                         net (fo=1, routed)           1.939    25.486    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[62]
    SLICE_X1Y38          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.656    23.040    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X1Y38          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[62]/C
                         clock pessimism              0.000    23.040    
                         clock uncertainty           -0.491    22.549    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)       -0.219    22.330    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[62]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -25.486    
  -------------------------------------------------------------------
                         slack                                 -3.156    

Slack (VIOLATED) :        -3.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.361ns  (logic 0.478ns (20.243%)  route 1.883ns (79.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 23.027 - 20.204 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 23.113 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.819    23.113    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X6Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.478    23.591 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[34]/Q
                         net (fo=1, routed)           1.883    25.474    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[34]
    SLICE_X7Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.643    23.027    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X7Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[34]/C
                         clock pessimism              0.000    23.027    
                         clock uncertainty           -0.491    22.536    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.217    22.319    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[34]
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                         -25.474    
  -------------------------------------------------------------------
                         slack                                 -3.155    

Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.532ns  (logic 0.518ns (20.458%)  route 2.014ns (79.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 23.040 - 20.204 ) 
    Source Clock Delay      (SCD):    3.128ns = ( 23.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.834    23.128    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X0Y37          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.518    23.646 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[110]/Q
                         net (fo=1, routed)           2.014    25.660    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[110]
    SLICE_X1Y38          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.656    23.040    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X1Y38          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]/C
                         clock pessimism              0.000    23.040    
                         clock uncertainty           -0.491    22.549    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)       -0.043    22.506    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[110]
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                         -25.660    
  -------------------------------------------------------------------
                         slack                                 -3.154    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.536ns  (logic 0.518ns (20.423%)  route 2.018ns (79.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 22.950 - 20.204 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 23.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.740    23.034    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X12Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518    23.552 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[28]/Q
                         net (fo=1, routed)           2.018    25.570    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[28]
    SLICE_X15Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.566    22.950    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y27         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism              0.000    22.950    
                         clock uncertainty           -0.491    22.459    
    SLICE_X15Y27         FDCE (Setup_fdce_C_D)       -0.040    22.419    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -25.570    
  -------------------------------------------------------------------
                         slack                                 -3.151    

Slack (VIOLATED) :        -3.151ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.204ns  (mmcm_clk_0_s_1 rise@20.204ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        2.360ns  (logic 0.478ns (20.258%)  route 1.882ns (79.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 23.027 - 20.204 ) 
    Source Clock Delay      (SCD):    3.113ns = ( 23.113 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    21.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.819    23.113    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X6Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.478    23.591 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[33]/Q
                         net (fo=1, routed)           1.882    25.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[33]
    SLICE_X7Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                     20.204    20.204 r  
    PS7_X0Y0             PS7                          0.000    20.204 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.292    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770    23.153    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    19.280 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012    21.292    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    21.383 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.643    23.027    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X7Y26          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[33]/C
                         clock pessimism              0.000    23.027    
                         clock uncertainty           -0.491    22.536    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.214    22.322    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[33]
  -------------------------------------------------------------------
                         required time                         22.322    
                         arrival time                         -25.473    
  -------------------------------------------------------------------
                         slack                                 -3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.128ns (14.626%)  route 0.747ns (85.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X15Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.128     1.056 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[73]/Q
                         net (fo=1, routed)           0.747     1.803    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[73]
    SLICE_X15Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.859     1.225    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[73]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.491     1.716    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.025     1.741    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[150]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[150]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.141ns (15.325%)  route 0.779ns (84.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X15Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[150]/Q
                         net (fo=1, routed)           0.779     1.848    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[150]
    SLICE_X15Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.859     1.225    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[150]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.491     1.716    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.066     1.782    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[150]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[149]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X15Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[149]/Q
                         net (fo=1, routed)           0.768     1.837    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[149]
    SLICE_X15Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.859     1.225    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.491     1.716    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.046     1.762    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[149]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[146]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.164ns (17.720%)  route 0.762ns (82.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.592     0.928    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X14Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.164     1.092 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[146]/Q
                         net (fo=1, routed)           0.762     1.853    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[146]
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]/C
                         clock pessimism              0.000     1.226    
                         clock uncertainty            0.491     1.717    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.060     1.777    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[163]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.735%)  route 0.761ns (82.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.591     0.927    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X12Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDCE (Prop_fdce_C_Q)         0.164     1.090 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[163]/Q
                         net (fo=1, routed)           0.761     1.851    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[163]
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]/C
                         clock pessimism              0.000     1.226    
                         clock uncertainty            0.491     1.717    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.052     1.769    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.148ns (16.284%)  route 0.761ns (83.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X18Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.148     1.069 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[43]/Q
                         net (fo=1, routed)           0.761     1.829    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[43]
    SLICE_X19Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.853     1.219    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X19Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[43]/C
                         clock pessimism              0.000     1.219    
                         clock uncertainty            0.491     1.710    
    SLICE_X19Y28         FDCE (Hold_fdce_C_D)         0.024     1.734    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.164ns (17.286%)  route 0.785ns (82.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.593     0.929    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X14Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.164     1.093 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[75]/Q
                         net (fo=1, routed)           0.785     1.877    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[75]
    SLICE_X14Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X14Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]/C
                         clock pessimism              0.000     1.226    
                         clock uncertainty            0.491     1.717    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.060     1.777    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.164ns (17.188%)  route 0.790ns (82.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.593     0.929    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X14Y37         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.164     1.093 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[79]/Q
                         net (fo=1, routed)           0.790     1.883    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[79]
    SLICE_X14Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.860     1.226    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X14Y36         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[79]/C
                         clock pessimism              0.000     1.226    
                         clock uncertainty            0.491     1.717    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.064     1.781    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[226]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[226]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.164ns (17.111%)  route 0.794ns (82.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.953ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.617     0.953    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X2Y30          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.117 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[226]/Q
                         net (fo=1, routed)           0.794     1.911    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[226]
    SLICE_X2Y29          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.884     1.250    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X2Y29          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[226]/C
                         clock pessimism              0.000     1.250    
                         clock uncertainty            0.491     1.741    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.063     1.804    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[226]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.164ns (17.381%)  route 0.780ns (82.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.343ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.585     0.921    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/s_axi_aclk
    SLICE_X18Y28         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data_reg[17]/Q
                         net (fo=1, routed)           0.780     1.864    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_data[17]
    SLICE_X19Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.850     1.216    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X19Y26         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.491     1.707    
    SLICE_X19Y26         FDCE (Hold_fdce_C_D)         0.047     1.754    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mmcm_clk_1_s

Setup :          273  Failing Endpoints,  Worst Slack       -6.337ns,  Total Violation    -1646.143ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.096%)  route 0.627ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 188.104 - 190.080 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 193.146 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.852   193.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.456   193.602 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]/Q
                         net (fo=1, routed)           0.627   194.229    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2]
    SLICE_X113Y71        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.674   188.104    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X113Y71        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]/C
                         clock pessimism              0.000   188.104    
                         clock uncertainty           -0.151   187.954    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)       -0.061   187.893    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[2]
  -------------------------------------------------------------------
                         required time                        187.893    
                         arrival time                        -194.229    
  -------------------------------------------------------------------
                         slack                                 -6.337    

Slack (VIOLATED) :        -6.295ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.058ns  (logic 0.518ns (48.977%)  route 0.540ns (51.023%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 188.106 - 190.080 ) 
    Source Clock Delay      (SCD):    3.148ns = ( 193.148 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.854   193.148    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X108Y67        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDCE (Prop_fdce_C_Q)         0.518   193.666 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]/Q
                         net (fo=1, routed)           0.540   194.206    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38]
    SLICE_X108Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.676   188.106    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/C
                         clock pessimism              0.000   188.106    
                         clock uncertainty           -0.151   187.956    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)       -0.045   187.911    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[38]
  -------------------------------------------------------------------
                         required time                        187.911    
                         arrival time                        -194.206    
  -------------------------------------------------------------------
                         slack                                 -6.295    

Slack (VIOLATED) :        -6.224ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.818%)  route 0.335ns (41.182%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 188.106 - 190.080 ) 
    Source Clock Delay      (SCD):    3.148ns = ( 193.148 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.854   193.148    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X108Y67        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDCE (Prop_fdce_C_Q)         0.478   193.626 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]/Q
                         net (fo=1, routed)           0.335   193.961    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37]
    SLICE_X108Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.676   188.106    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y66        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/C
                         clock pessimism              0.000   188.106    
                         clock uncertainty           -0.151   187.956    
    SLICE_X108Y66        FDCE (Setup_fdce_C_D)       -0.219   187.737    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[37]
  -------------------------------------------------------------------
                         required time                        187.737    
                         arrival time                        -193.961    
  -------------------------------------------------------------------
                         slack                                 -6.224    

Slack (VIOLATED) :        -6.202ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.034ns  (logic 0.580ns (56.088%)  route 0.454ns (43.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 188.112 - 190.080 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 193.158 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.864   193.158    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y57        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDCE (Prop_fdce_C_Q)         0.456   193.614 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]/Q
                         net (fo=1, routed)           0.454   194.068    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8]
    SLICE_X109Y58        LUT4 (Prop_lut4_I0_O)        0.124   194.192 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1/O
                         net (fo=1, routed)           0.000   194.192    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_5
    SLICE_X109Y58        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.682   188.112    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X109Y58        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]/C
                         clock pessimism              0.000   188.112    
                         clock uncertainty           -0.151   187.962    
    SLICE_X109Y58        FDCE (Setup_fdce_C_D)        0.029   187.991    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[8]
  -------------------------------------------------------------------
                         required time                        187.991    
                         arrival time                        -194.192    
  -------------------------------------------------------------------
                         slack                                 -6.202    

Slack (VIOLATED) :        -6.192ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.310%)  route 0.573ns (55.690%))
  Logic Levels:           0  
  Clock Path Skew:        -5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 188.108 - 190.080 ) 
    Source Clock Delay      (SCD):    3.075ns = ( 193.075 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.781   193.075    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X103Y62        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y62        FDCE (Prop_fdce_C_Q)         0.456   193.531 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[57]/Q
                         net (fo=1, routed)           0.573   194.104    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[57]
    SLICE_X108Y64        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.678   188.108    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y64        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]/C
                         clock pessimism              0.000   188.108    
                         clock uncertainty           -0.151   187.958    
    SLICE_X108Y64        FDCE (Setup_fdce_C_D)       -0.045   187.913    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[57]
  -------------------------------------------------------------------
                         required time                        187.913    
                         arrival time                        -194.104    
  -------------------------------------------------------------------
                         slack                                 -6.192    

Slack (VIOLATED) :        -6.180ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 188.104 - 190.080 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 193.146 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.852   193.146    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.419   193.565 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]/Q
                         net (fo=1, routed)           0.299   193.864    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1]
    SLICE_X113Y71        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.674   188.104    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X113Y71        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]/C
                         clock pessimism              0.000   188.104    
                         clock uncertainty           -0.151   187.954    
    SLICE_X113Y71        FDCE (Setup_fdce_C_D)       -0.270   187.684    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[1]
  -------------------------------------------------------------------
                         required time                        187.684    
                         arrival time                        -193.864    
  -------------------------------------------------------------------
                         slack                                 -6.180    

Slack (VIOLATED) :        -6.173ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.409%)  route 0.486ns (51.591%))
  Logic Levels:           0  
  Clock Path Skew:        -5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 188.102 - 190.080 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 193.143 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.849   193.143    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X106Y78        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.456   193.599 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]/Q
                         net (fo=1, routed)           0.486   194.085    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[12]
    SLICE_X107Y79        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.672   188.102    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X107Y79        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.151   187.952    
    SLICE_X107Y79        FDCE (Setup_fdce_C_D)       -0.040   187.912    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[12]
  -------------------------------------------------------------------
                         required time                        187.912    
                         arrival time                        -194.085    
  -------------------------------------------------------------------
                         slack                                 -6.173    

Slack (VIOLATED) :        -6.156ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.745ns  (logic 0.419ns (56.212%)  route 0.326ns (43.788%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 188.102 - 190.080 ) 
    Source Clock Delay      (SCD):    3.144ns = ( 193.144 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.850   193.144    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.419   193.563 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[44]/Q
                         net (fo=1, routed)           0.326   193.889    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[44]
    SLICE_X107Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.672   188.102    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X107Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.151   187.952    
    SLICE_X107Y70        FDCE (Setup_fdce_C_D)       -0.218   187.734    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]
  -------------------------------------------------------------------
                         required time                        187.734    
                         arrival time                        -193.889    
  -------------------------------------------------------------------
                         slack                                 -6.156    

Slack (VIOLATED) :        -6.149ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.755ns  (logic 0.419ns (55.515%)  route 0.336ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        -5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 188.102 - 190.080 ) 
    Source Clock Delay      (SCD):    3.144ns = ( 193.144 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.850   193.144    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.419   193.563 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]/Q
                         net (fo=1, routed)           0.336   193.899    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[42]
    SLICE_X108Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.672   188.102    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[42]/C
                         clock pessimism              0.000   188.102    
                         clock uncertainty           -0.151   187.952    
    SLICE_X108Y70        FDCE (Setup_fdce_C_D)       -0.202   187.750    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[42]
  -------------------------------------------------------------------
                         required time                        187.750    
                         arrival time                        -193.899    
  -------------------------------------------------------------------
                         slack                                 -6.149    

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.080ns  (mmcm_clk_1_s rise@190.080ns - clk_fpga_0 rise@190.000ns)
  Data Path Delay:        0.982ns  (logic 0.580ns (59.053%)  route 0.402ns (40.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -5.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 188.111 - 190.080 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 193.155 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    190.000   190.000 r  
    PS7_X0Y0             PS7                          0.000   190.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   191.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   191.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.861   193.155    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.456   193.611 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]/Q
                         net (fo=1, routed)           0.402   194.013    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13]
    SLICE_X109Y59        LUT4 (Prop_lut4_I0_O)        0.124   194.137 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1/O
                         net (fo=1, routed)           0.000   194.137    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_5
    SLICE_X109Y59        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                    190.080   190.080 r  
    L18                                               0.000   190.080 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000   190.080    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872   190.952 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162   192.114    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500   184.615 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725   186.340    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   186.431 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.681   188.111    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X109Y59        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]/C
                         clock pessimism              0.000   188.111    
                         clock uncertainty           -0.151   187.960    
    SLICE_X109Y59        FDCE (Setup_fdce_C_D)        0.029   187.990    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_reg[13]
  -------------------------------------------------------------------
                         required time                        187.990    
                         arrival time                        -194.137    
  -------------------------------------------------------------------
                         slack                                 -6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.607     0.943    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X91Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y51         FDCE (Prop_fdce_C_Q)         0.141     1.084 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]/Q
                         net (fo=1, routed)           0.054     1.138    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[103]
    SLICE_X90Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.877    -0.891    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X90Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]/C
                         clock pessimism              0.000    -0.891    
                         clock uncertainty            0.151    -0.740    
    SLICE_X90Y51         FDCE (Hold_fdce_C_D)         0.076    -0.664    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.607     0.943    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X91Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y51         FDCE (Prop_fdce_C_Q)         0.141     1.084 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[105]/Q
                         net (fo=1, routed)           0.054     1.138    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[105]
    SLICE_X90Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.877    -0.891    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X90Y51         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/C
                         clock pessimism              0.000    -0.891    
                         clock uncertainty            0.151    -0.740    
    SLICE_X90Y51         FDCE (Hold_fdce_C_D)         0.076    -0.664    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.141     1.103 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]/Q
                         net (fo=1, routed)           0.054     1.157    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[39]
    SLICE_X108Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.894    -0.874    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/C
                         clock pessimism              0.000    -0.874    
                         clock uncertainty            0.151    -0.723    
    SLICE_X108Y70        FDCE (Hold_fdce_C_D)         0.076    -0.647    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[39]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.803ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDCE (Prop_fdce_C_Q)         0.141     1.103 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[3]/Q
                         net (fo=1, routed)           0.054     1.157    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[3]
    SLICE_X108Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.894    -0.874    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[3]/C
                         clock pessimism              0.000    -0.874    
                         clock uncertainty            0.151    -0.723    
    SLICE_X108Y70        FDCE (Hold_fdce_C_D)         0.076    -0.647    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.635     0.971    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X109Y96        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]/Q
                         net (fo=1, routed)           0.056     1.168    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123]
    SLICE_X108Y96        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.905    -0.863    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y96        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[123]/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.151    -0.712    
    SLICE_X108Y96        FDCE (Hold_fdce_C_D)         0.075    -0.637    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[123]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.805ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.604     0.940    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X103Y86        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDCE (Prop_fdce_C_Q)         0.141     1.081 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[102]/Q
                         net (fo=1, routed)           0.056     1.137    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[102]
    SLICE_X102Y86        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.873    -0.895    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X102Y86        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/C
                         clock pessimism              0.000    -0.895    
                         clock uncertainty            0.151    -0.744    
    SLICE_X102Y86        FDCE (Hold_fdce_C_D)         0.075    -0.669    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        -1.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X113Y72        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.141     1.103 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[64]/Q
                         net (fo=1, routed)           0.056     1.159    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[64]
    SLICE_X112Y72        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.895    -0.873    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X112Y72        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[64]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.151    -0.722    
    SLICE_X112Y72        FDCE (Hold_fdce_C_D)         0.075    -0.647    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[64]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.628     0.964    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X106Y81        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDCE (Prop_fdce_C_Q)         0.141     1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[33]/Q
                         net (fo=1, routed)           0.051     1.156    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[33]
    SLICE_X107Y81        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.896    -0.872    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X107Y81        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]/C
                         clock pessimism              0.000    -0.872    
                         clock uncertainty            0.151    -0.721    
    SLICE_X107Y81        FDCE (Hold_fdce_C_D)         0.047    -0.674    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[33]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.832ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X106Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDCE (Prop_fdce_C_Q)         0.141     1.103 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[66]/Q
                         net (fo=1, routed)           0.054     1.157    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[66]
    SLICE_X107Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.894    -0.874    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X107Y70        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]/C
                         clock pessimism              0.000    -0.874    
                         clock uncertainty            0.151    -0.723    
    SLICE_X107Y70        FDCE (Hold_fdce_C_D)         0.047    -0.676    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[66]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        -1.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.585     0.921    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X65Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]/Q
                         net (fo=1, routed)           0.058     1.120    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41]
    SLICE_X64Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.853    -0.915    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X64Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.151    -0.764    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.047    -0.717    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[41]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.837    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.942ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.011ns  (logic 0.456ns (22.680%)  route 1.555ns (77.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[0]/C
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[0]/Q
                         net (fo=19, routed)          1.555     2.011    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[0]
    SLICE_X30Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)       -0.047     4.953    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.345ns  (logic 0.419ns (31.148%)  route 0.926ns (68.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.926     1.345    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[1]
    SLICE_X66Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y72         FDRE (Setup_fdre_C_D)       -0.219     4.781    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.512ns  (logic 0.518ns (34.264%)  route 0.994ns (65.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/C
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[2]/Q
                         net (fo=16, routed)          0.994     1.512    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[2]
    SLICE_X30Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)       -0.045     4.955    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.166ns  (logic 0.419ns (35.945%)  route 0.747ns (64.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[7]/C
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[7]/Q
                         net (fo=1, routed)           0.747     1.166    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[7]
    SLICE_X66Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X66Y71         FDRE (Setup_fdre_C_D)       -0.201     4.799    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.799    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.320ns  (logic 0.456ns (34.538%)  route 0.864ns (65.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/C
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[1]/Q
                         net (fo=20, routed)          0.864     1.320    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[1]
    SLICE_X30Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)       -0.043     4.957    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.982%)  route 0.603ns (59.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[4]/Q
                         net (fo=1, routed)           0.603     1.022    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[4]
    SLICE_X65Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)       -0.266     4.734    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.198ns  (logic 0.456ns (38.066%)  route 0.742ns (61.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_src_dma_mm/i_data_mover/id_reg[4]/Q
                         net (fo=15, routed)          0.742     1.198    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/D[4]
    SLICE_X29Y79         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X29Y79         FDRE (Setup_fdre_C_D)       -0.081     4.919    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg[4]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.687%)  route 0.665ns (59.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[0]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[0]/Q
                         net (fo=1, routed)           0.665     1.121    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[0]
    SLICE_X67Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y72         FDRE (Setup_fdre_C_D)       -0.095     4.905    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.692%)  route 0.665ns (59.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/C
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[2]/Q
                         net (fo=1, routed)           0.665     1.121    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[2]
    SLICE_X67Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X67Y72         FDRE (Setup_fdre_C_D)       -0.093     4.907    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.830%)  route 0.495ns (54.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.495     0.914    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[6]
    SLICE_X63Y72         FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)       -0.270     4.730    i_system_wrapper/system_i/axi_ad9122_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  3.816    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       79.356ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.356ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.749ns  (logic 1.344ns (76.861%)  route 0.405ns (23.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X46Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     1.344 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.405     1.749    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[0]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.275    81.105    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.105    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                 79.356    

Slack (MET) :             79.356ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.943ns  (logic 1.309ns (67.385%)  route 0.634ns (32.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X46Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     1.309 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.634     1.943    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[1]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.081    81.299    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         81.299    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 79.356    

Slack (MET) :             79.417ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.678ns  (logic 1.343ns (80.035%)  route 0.335ns (19.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X46Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     1.343 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.335     1.678    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[2]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.285    81.095    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.095    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 79.417    

Slack (MET) :             79.455ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.671ns  (logic 1.336ns (79.931%)  route 0.335ns (20.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X46Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     1.336 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.335     1.671    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[4]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.254    81.126    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         81.126    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 79.455    

Slack (MET) :             79.491ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.831ns  (logic 1.317ns (71.917%)  route 0.514ns (28.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
    SLICE_X46Y71         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     1.317 r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.514     1.831    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data0[3]
    SLICE_X47Y72         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.058    81.322    i_system_wrapper/system_i/axi_i2s_adi/inst/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         81.322    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                 79.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.387%)  route 1.896ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.798 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.896     7.659    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X41Y91         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.478     8.798    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X41Y91         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.297     9.095    
                         clock uncertainty           -0.035     9.060    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.655    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.387%)  route 1.896ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.798 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.896     7.659    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X41Y91         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.478     8.798    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X41Y91         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.297     9.095    
                         clock uncertainty           -0.035     9.060    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.655    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.387%)  route 1.896ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.798 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.896     7.659    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X41Y91         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.478     8.798    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X41Y91         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.297     9.095    
                         clock uncertainty           -0.035     9.060    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.655    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.456ns (19.387%)  route 1.896ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.798 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.896     7.659    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X41Y91         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.478     8.798    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X41Y91         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.297     9.095    
                         clock uncertainty           -0.035     9.060    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405     8.655    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.457%)  route 1.888ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 8.796 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.888     7.650    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X44Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.476     8.796    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X44Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/C
                         clock pessimism              0.297     9.093    
                         clock uncertainty           -0.035     9.058    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.405     8.653    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[53]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.457%)  route 1.888ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 8.796 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.888     7.650    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X44Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.476     8.796    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X44Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]/C
                         clock pessimism              0.297     9.093    
                         clock uncertainty           -0.035     9.058    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.405     8.653    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[54]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[68]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.457%)  route 1.888ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 8.796 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.888     7.650    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X44Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.476     8.796    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X44Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[68]/C
                         clock pessimism              0.297     9.093    
                         clock uncertainty           -0.035     9.058    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.405     8.653    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[68]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.457%)  route 1.888ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 8.796 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.888     7.650    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X44Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.476     8.796    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X44Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]/C
                         clock pessimism              0.297     9.093    
                         clock uncertainty           -0.035     9.058    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.405     8.653    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[70]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.457%)  route 1.888ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 8.796 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         1.888     7.650    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/rst_reg_rep[0]
    SLICE_X44Y89         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.476     8.796    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X44Y89         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]/C
                         clock pessimism              0.297     9.093    
                         clock uncertainty           -0.035     9.058    
    SLICE_X44Y89         FDCE (Recov_fdce_C_CLR)     -0.405     8.653    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[75]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.456ns (20.014%)  route 1.822ns (79.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8.788 - 4.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.980     0.980 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.522     3.502    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.102     3.604 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.703     5.307    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.456     5.763 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=111, routed)         1.822     7.585    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X44Y81         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.936     4.936 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.293     7.229    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.092     7.321 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        1.468     8.788    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X44Y81         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/C
                         clock pessimism              0.297     9.085    
                         clock uncertainty           -0.035     9.050    
    SLICE_X44Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.645    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[16]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.171     2.158    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X56Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.837     2.216    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X56Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[16]/C
                         clock pessimism             -0.338     1.878    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.786    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.171     2.158    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X56Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.837     2.216    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X56Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism             -0.338     1.878    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.786    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.171     2.158    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X56Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.837     2.216    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X56Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/C
                         clock pessimism             -0.338     1.878    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.786    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.171     2.158    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X56Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.837     2.216    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X56Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[24]/C
                         clock pessimism             -0.338     1.878    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.786    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[72]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.171     2.158    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X56Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.837     2.216    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X56Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[72]/C
                         clock pessimism             -0.338     1.878    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.786    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.171     2.158    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X56Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.837     2.216    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X56Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[8]/C
                         clock pessimism             -0.338     1.878    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.786    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.167%)  route 0.378ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.378     2.365    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X49Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.814     2.193    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X49Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism             -0.108     2.085    
    SLICE_X49Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.167%)  route 0.378ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.378     2.365    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X49Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.814     2.193    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X49Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]/C
                         clock pessimism             -0.108     2.085    
    SLICE_X49Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.167%)  route 0.378ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.378     2.365    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X49Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.814     2.193    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X49Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/C
                         clock pessimism             -0.108     2.085    
    SLICE_X49Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[36]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.167%)  route 0.378ns (72.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.842     1.249    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.027     1.276 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.571     1.846    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/adc_clk_in_n
    SLICE_X64Y80         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     1.987 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=119, routed)         0.378     2.365    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X49Y80         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/adc_clk_in_p
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.907     1.349    i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.379 r  i_system_wrapper/system_i/axi_ad9643/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1191, routed)        0.814     2.193    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_clk
    SLICE_X49Y80         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[36]/C
                         clock pessimism             -0.108     2.085    
    SLICE_X49Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 0.580ns (6.407%)  route 8.472ns (93.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         5.058     8.460    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X108Y44        LUT1 (Prop_lut1_I0_O)        0.124     8.584 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_dac_dds_scale_tc_2[15]_i_2/O
                         net (fo=127, routed)         3.414    11.998    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X98Y98         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.609    12.788    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X98Y98         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X98Y98         FDCE (Recov_fdce_C_CLR)     -0.319    12.444    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.580ns (6.473%)  route 8.380ns (93.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         5.058     8.460    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X108Y44        LUT1 (Prop_lut1_I0_O)        0.124     8.584 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_dac_dds_scale_tc_2[15]_i_2/O
                         net (fo=127, routed)         3.322    11.906    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X97Y97         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.609    12.788    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X97Y97         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]/C
                         clock pessimism              0.129    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X97Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.358    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.580ns (6.529%)  route 8.303ns (93.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         1.471     4.873    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_pat_data_2[12]_i_1/O
                         net (fo=127, routed)         6.832    11.829    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X87Y39         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.561    12.740    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X87Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X87Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.580ns (6.529%)  route 8.303ns (93.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         1.471     4.873    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_pat_data_2[12]_i_1/O
                         net (fo=127, routed)         6.832    11.829    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X87Y39         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.561    12.740    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X87Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X87Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[88]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[90]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 0.580ns (6.529%)  route 8.303ns (93.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         1.471     4.873    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_pat_data_2[12]_i_1/O
                         net (fo=127, routed)         6.832    11.829    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X87Y39         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.561    12.740    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X87Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[90]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X87Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[90]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[92]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 0.580ns (6.530%)  route 8.302ns (93.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         1.471     4.873    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X58Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.997 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_dac_pat_data_2[12]_i_1/O
                         net (fo=127, routed)         6.831    11.828    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X89Y39         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.561    12.740    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X89Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[92]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X89Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[92]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 0.580ns (6.604%)  route 8.202ns (93.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         4.239     7.641    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aresetn
    SLICE_X112Y64        LUT1 (Prop_lut1_I0_O)        0.124     7.765 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=119, routed)         3.964    11.728    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X52Y97         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.467    12.646    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X52Y97         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m1_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X52Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 0.580ns (6.604%)  route 8.202ns (93.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         4.239     7.641    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aresetn
    SLICE_X112Y64        LUT1 (Prop_lut1_I0_O)        0.124     7.765 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=119, routed)         3.964    11.728    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X52Y97         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.467    12.646    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X52Y97         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m2_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X52Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 0.580ns (6.604%)  route 8.202ns (93.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         4.239     7.641    i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/s_axi_aresetn
    SLICE_X112Y64        LUT1 (Prop_lut1_I0_O)        0.124     7.765 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_axi/up_axi_awready_i_2/O
                         net (fo=119, routed)         3.964    11.728    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X52Y97         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.467    12.646    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/s_axi_aclk
    SLICE_X52Y97         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m3_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X52Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_count_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.580ns (6.558%)  route 8.265ns (93.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         4.134     7.536    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/s_axi_aresetn
    SLICE_X113Y65        LUT1 (Prop_lut1_I0_O)        0.124     7.660 f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/i_clock_mon/up_adc_gpio_out[23]_i_1/O
                         net (fo=119, routed)         4.131    11.791    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_d_count_reg[23]
    SLICE_X48Y97         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.478    12.657    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/s_axi_aclk
    SLICE_X48Y97         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[20]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    i_system_wrapper/system_i/axi_ad9643/inst/i_up_adc_common/up_adc_start_code_reg[20]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  0.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.361%)  route 0.192ns (57.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.192     1.294    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X4Y49          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.895     1.261    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X4Y49          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X2Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X2Y47          FDPE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y47          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X2Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.907    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X3Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X3Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.626     0.962    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y49          FDPE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDPE (Prop_fdpe_C_Q)         0.141     1.103 f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     1.298    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X3Y47          FDCE                                         f  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.896     1.262    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y47          FDCE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X3Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    i_system_wrapper/system_i/axi_hp0_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.580ns (18.173%)  route 2.611ns (81.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 7.709 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.606     6.137    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.530     7.709    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     7.709    
                         clock uncertainty           -0.171     7.537    
    SLICE_X56Y66         FDCE (Recov_fdce_C_CLR)     -0.405     7.132    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.580ns (18.173%)  route 2.611ns (81.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 7.709 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.606     6.137    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.530     7.709    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     7.709    
                         clock uncertainty           -0.171     7.537    
    SLICE_X56Y66         FDCE (Recov_fdce_C_CLR)     -0.405     7.132    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.580ns (18.173%)  route 2.611ns (81.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 7.709 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.606     6.137    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.530     7.709    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     7.709    
                         clock uncertainty           -0.171     7.537    
    SLICE_X56Y66         FDCE (Recov_fdce_C_CLR)     -0.405     7.132    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.580ns (18.173%)  route 2.611ns (81.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 7.709 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.606     6.137    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.530     7.709    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/C
                         clock pessimism              0.000     7.709    
                         clock uncertainty           -0.171     7.537    
    SLICE_X56Y66         FDCE (Recov_fdce_C_CLR)     -0.405     7.132    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.400%)  route 2.572ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 7.703 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.567     6.098    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.524     7.703    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.171     7.531    
    SLICE_X55Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.126    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.400%)  route 2.572ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 7.703 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.567     6.098    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.524     7.703    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.171     7.531    
    SLICE_X55Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.126    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.400%)  route 2.572ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 7.703 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.567     6.098    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.524     7.703    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.171     7.531    
    SLICE_X55Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.126    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.400%)  route 2.572ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 7.703 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.567     6.098    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.524     7.703    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.171     7.531    
    SLICE_X55Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.126    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.400%)  route 2.572ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 7.703 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.567     6.098    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.524     7.703    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.171     7.531    
    SLICE_X55Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.126    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.400%)  route 2.572ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 7.703 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       1.652     2.946    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         2.006     5.408    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.532 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.567     6.098    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.524     7.703    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]/C
                         clock pessimism              0.000     7.703    
                         clock uncertainty           -0.171     7.531    
    SLICE_X55Y71         FDCE (Recov_fdce_C_CLR)     -0.405     7.126    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.949%)  route 1.147ns (86.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.840     1.206    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.949%)  route 1.147ns (86.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.840     1.206    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.949%)  route 1.147ns (86.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.840     1.206    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.949%)  route 1.147ns (86.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.840     1.206    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X56Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.949%)  route 1.147ns (86.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X56Y66         FDPE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.840     1.206    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X56Y66         FDPE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.171     1.377    
    SLICE_X56Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.282    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_ovf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.952%)  route 1.147ns (86.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.833     1.199    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.171     1.370    
    SLICE_X55Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.278    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.952%)  route 1.147ns (86.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.833     1.199    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.171     1.370    
    SLICE_X55Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.278    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.952%)  route 1.147ns (86.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.833     1.199    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.171     1.370    
    SLICE_X55Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.278    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.952%)  route 1.147ns (86.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.833     1.199    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.171     1.370    
    SLICE_X55Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.278    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.952%)  route 1.147ns (86.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14805, routed)       0.557     0.893    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X45Y97         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=117, routed)         0.939     1.972    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_rstn
    SLICE_X56Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.017 f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=16, routed)          0.209     2.226    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/clear
    SLICE_X55Y71         FDCE                                         f  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.833     1.199    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_clk
    SLICE_X55Y71         FDCE                                         r  i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.171     1.370    
    SLICE_X55Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.278    i_system_wrapper/system_i/util_ad9643_adc_fifo/inst/dout_waddr_rel_t_m_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 0.478ns (8.970%)  route 4.851ns (91.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 9.486 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.851     8.451    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X15Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.572     9.486    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]/C
                         clock pessimism              0.230     9.716    
                         clock uncertainty           -0.147     9.568    
    SLICE_X15Y32         FDCE (Recov_fdce_C_CLR)     -0.577     8.991    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[151]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[164]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 0.478ns (8.970%)  route 4.851ns (91.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 9.486 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.851     8.451    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X15Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[164]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.572     9.486    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[164]/C
                         clock pessimism              0.230     9.716    
                         clock uncertainty           -0.147     9.568    
    SLICE_X15Y32         FDCE (Recov_fdce_C_CLR)     -0.577     8.991    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[164]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[167]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 0.478ns (8.970%)  route 4.851ns (91.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 9.486 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.851     8.451    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X15Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[167]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.572     9.486    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X15Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[167]/C
                         clock pessimism              0.230     9.716    
                         clock uncertainty           -0.147     9.568    
    SLICE_X15Y32         FDCE (Recov_fdce_C_CLR)     -0.577     8.991    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[167]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.478ns (8.928%)  route 4.876ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.876     8.476    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X12Y35         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.533     9.038    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[146]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[70]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.478ns (8.928%)  route 4.876ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.876     8.476    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X12Y35         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[70]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.533     9.038    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[70]
  -------------------------------------------------------------------
                         required time                          9.038    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.478ns (8.928%)  route 4.876ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.876     8.476    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X12Y35         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.491     9.080    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[163]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[183]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.478ns (8.928%)  route 4.876ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.489 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.876     8.476    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X12Y35         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[183]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.575     9.489    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X12Y35         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[183]/C
                         clock pessimism              0.230     9.719    
                         clock uncertainty           -0.147     9.571    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.491     9.080    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[183]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[162]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.478ns (9.113%)  route 4.767ns (90.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 9.487 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.767     8.367    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X10Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.573     9.487    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[162]/C
                         clock pessimism              0.230     9.717    
                         clock uncertainty           -0.147     9.569    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.533     9.036    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[162]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.478ns (9.113%)  route 4.767ns (90.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 9.487 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.767     8.367    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X10Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.573     9.487    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]/C
                         clock pessimism              0.230     9.717    
                         clock uncertainty           -0.147     9.569    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.533     9.036    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[178]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s_1 rise@6.735ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 0.478ns (9.113%)  route 4.767ns (90.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 9.487 - 6.735 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.980     3.274    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.013 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.206     1.193    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.828     3.122    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.478     3.600 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         4.767     8.367    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X10Y32         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     7.823    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        1.770     9.684    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     5.811 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           2.012     7.823    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     7.914 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        1.573     9.487    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X10Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]/C
                         clock pessimism              0.230     9.717    
                         clock uncertainty           -0.147     9.569    
    SLICE_X10Y32         FDCE (Recov_fdce_C_CLR)     -0.533     9.036    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[181]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[102]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.390%)  route 0.210ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.210     1.312    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.887     1.253    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[102]/C
                         clock pessimism             -0.263     0.990    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.120     0.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[221]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.390%)  route 0.210ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.210     1.312    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.887     1.253    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[221]/C
                         clock pessimism             -0.263     0.990    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.120     0.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[221]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.390%)  route 0.210ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.210     1.312    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.887     1.253    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]/C
                         clock pessimism             -0.263     0.990    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.120     0.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[87]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[96]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.390%)  route 0.210ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.210     1.312    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.887     1.253    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[96]/C
                         clock pessimism             -0.263     0.990    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.120     0.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[96]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.390%)  route 0.210ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.210     1.312    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.887     1.253    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]/C
                         clock pessimism             -0.263     0.990    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.120     0.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[97]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.390%)  route 0.210ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.210     1.312    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.887     1.253    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]/C
                         clock pessimism             -0.263     0.990    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.120     0.870    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[98]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (34.994%)  route 0.275ns (65.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.275     1.377    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y31          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.886     1.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y31          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]/C
                         clock pessimism             -0.263     0.989    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.120     0.869    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[83]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[161]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.452%)  route 0.282ns (65.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.282     1.384    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X7Y32          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.886     1.252    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X7Y32          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[161]/C
                         clock pessimism             -0.283     0.969    
    SLICE_X7Y32          FDCE (Remov_fdce_C_CLR)     -0.145     0.824    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[161]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.148ns (30.774%)  route 0.333ns (69.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.333     1.435    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y35          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.890     1.256    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y35          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X0Y35          FDCE (Remov_fdce_C_CLR)     -0.120     0.873    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.148ns (30.774%)  route 0.333ns (69.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.672     1.008    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.387 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.696     0.310    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.619     0.955    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/hdmi_clk
    SLICE_X4Y32          FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.148     1.103 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=241, routed)         0.333     1.435    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/rst_reg
    SLICE_X0Y35          FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1698, routed)        0.945     1.311    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.415 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.752     0.337    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=1085, routed)        0.890     1.256    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/hdmi_clk
    SLICE_X0Y35          FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X0Y35          FDCE (Remov_fdce_C_CLR)     -0.120     0.873    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.456ns (8.070%)  route 5.194ns (91.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 6.549 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.194     4.298    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X83Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.558     6.549    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X83Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]/C
                         clock pessimism              0.434     6.983    
                         clock uncertainty           -0.064     6.919    
    SLICE_X83Y37         FDCE (Recov_fdce_C_CLR)     -0.405     6.514    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[91]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.456ns (8.235%)  route 5.081ns (91.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 6.551 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.081     4.185    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X87Y38         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.560     6.551    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X87Y38         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]/C
                         clock pessimism              0.434     6.985    
                         clock uncertainty           -0.064     6.921    
    SLICE_X87Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.516    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[89]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -4.185    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.456ns (8.303%)  route 5.036ns (91.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 6.550 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.036     4.140    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X88Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.559     6.550    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/C
                         clock pessimism              0.434     6.984    
                         clock uncertainty           -0.064     6.920    
    SLICE_X88Y37         FDCE (Recov_fdce_C_CLR)     -0.405     6.515    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.456ns (8.303%)  route 5.036ns (91.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 6.550 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         5.036     4.140    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X88Y37         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.559     6.550    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X88Y37         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/C
                         clock pessimism              0.434     6.984    
                         clock uncertainty           -0.064     6.920    
    SLICE_X88Y37         FDCE (Recov_fdce_C_CLR)     -0.405     6.515    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[48]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 0.456ns (8.523%)  route 4.894ns (91.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 6.547 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.894     3.998    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X60Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.556     6.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X60Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[48]/C
                         clock pessimism              0.434     6.981    
                         clock uncertainty           -0.064     6.917    
    SLICE_X60Y45         FDCE (Recov_fdce_C_CLR)     -0.405     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[48]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 0.456ns (8.523%)  route 4.894ns (91.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 6.547 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.894     3.998    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X60Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.556     6.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X60Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]/C
                         clock pessimism              0.434     6.981    
                         clock uncertainty           -0.064     6.917    
    SLICE_X60Y45         FDCE (Recov_fdce_C_CLR)     -0.405     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[50]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.456ns (8.530%)  route 4.890ns (91.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 6.547 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.890     3.994    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X61Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.556     6.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X61Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]/C
                         clock pessimism              0.434     6.981    
                         clock uncertainty           -0.064     6.917    
    SLICE_X61Y45         FDCE (Recov_fdce_C_CLR)     -0.405     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[44]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.456ns (8.530%)  route 4.890ns (91.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 6.547 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.890     3.994    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X61Y45         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.556     6.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X61Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]/C
                         clock pessimism              0.434     6.981    
                         clock uncertainty           -0.064     6.917    
    SLICE_X61Y45         FDCE (Recov_fdce_C_CLR)     -0.405     6.512    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[49]
  -------------------------------------------------------------------
                         required time                          6.512    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.456ns (8.756%)  route 4.752ns (91.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 6.551 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.752     3.856    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X89Y38         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.560     6.551    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X89Y38         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/C
                         clock pessimism              0.434     6.985    
                         clock uncertainty           -0.064     6.921    
    SLICE_X89Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.516    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.640ns  (mmcm_clk_1_s rise@8.640ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.456ns (8.756%)  route 4.752ns (91.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 6.551 - 8.640 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.285     2.201    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -5.205 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.889    -3.316    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.215 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.863    -1.352    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.896 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         4.752     3.856    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/AR[1]
    SLICE_X89Y38         FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.640     8.640 r  
    L18                                               0.000     8.640 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.640    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.512 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.162    10.674    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.500     3.175 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.725     4.900    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.991 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        1.560     6.551    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X89Y38         FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]/C
                         clock pessimism              0.434     6.985    
                         clock uncertainty           -0.064     6.921    
    SLICE_X89Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.516    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[90]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  2.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[2]/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_acc_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=122, routed)         0.184    -0.145    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/AR[0]
    SLICE_X111Y60        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.906    -0.862    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/up_drp_sel_reg
    SLICE_X111Y60        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.407    -0.455    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.513%)  route 0.225ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.225    -0.104    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y64        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.900    -0.868    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y64        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/C
                         clock pessimism              0.429    -0.439    
    SLICE_X108Y64        FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[52]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.320ns period=8.640ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.513%)  route 0.225ns (61.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.440     0.784    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.660 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.529    -1.131    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.105 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.635    -0.470    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/up_drp_sel_reg
    SLICE_X110Y59        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg_rep/Q
                         net (fo=98, routed)          0.225    -0.104    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/AR[0]
    SLICE_X108Y64        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/dac_clk_in_p
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.480     0.858    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.373 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.576    -1.797    i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.768 r  i_system_wrapper/system_i/axi_ad9122/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=8318, routed)        0.900    -0.868    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_drp_sel_reg
    SLICE_X108Y64        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]/C
                         clock pessimism              0.429    -0.439    
    SLICE_X108Y64        FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[53]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.402    





