// Seed: 3060086959
module module_0 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  id_6 :
  assert property (@(posedge id_3) id_0)
  else $display(id_1, id_2++, id_3 | 1 | 1);
  wand id_7, id_8, id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    output tri id_0
    , id_24,
    output supply0 id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    input wand id_8,
    input supply0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri id_14
    , id_25,
    input supply0 id_15,
    input tri0 id_16,
    input wor id_17,
    input uwire module_1,
    output tri id_19,
    output supply1 id_20,
    input tri id_21,
    output tri1 id_22
);
  assign id_3 = id_18;
  or primCall (id_6, id_14, id_24, id_17, id_25, id_21, id_13, id_10, id_8, id_4, id_7);
  module_0 modCall_1 (
      id_7,
      id_4,
      id_20,
      id_13,
      id_16
  );
endmodule
