                   SYNTHESIS REPORT
====================Information====================
commit date: Tue_Oct_19_06:08:22_2021_+0800
top_name: ysyx_210555
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
235190.7  235190.7  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
22171  22171  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210555
Date   : Sat Oct 23 04:48:26 2021
****************************************
    
Number of ports:                         9799
Number of nets:                         31966
Number of cells:                        22503
Number of combinational cells:          18579
Number of sequential cells:              3592
Number of macros/black boxes:               0
Number of buf/inv:                       3530
Number of references:                       6
Combinational area:             142446.594715
Buf/Inv area:                    16133.565545
Noncombinational area:           92744.134426
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                235190.729141
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------------
ysyx_210555                       235190.7291    100.0     784.0184      0.0000  0.0000  ysyx_210555
uut_arbiter                         4717.5584      2.0    3847.4728    870.0856  0.0000  ysyx_210555_arbiter_0
uut_axi_rw                         12315.6784      5.2   10576.8520   1738.8265  0.0000  ysyx_210555_axi_rw_0
uut_clint                           8809.7849      3.7    5539.2312   3270.5537  0.0000  ysyx_210555_clint_0
uut_cpu_diff                      208563.6890     88.7       0.0000      0.0000  0.0000  ysyx_210555_cpu_diff_0
uut_cpu_diff/uut_rvcpu            208563.6890     88.7     193.6512      0.0000  0.0000  ysyx_210555_rvcpu_0
uut_cpu_diff/uut_rvcpu/Rd_data_JU_mux
                                    1147.1144      0.5    1147.1144      0.0000  0.0000  ysyx_210555_mux_3to1_2
uut_cpu_diff/uut_rvcpu/Rs1_forward_mux
                                    1763.0328      0.7    1763.0328      0.0000  0.0000  ysyx_210555_mux_4to1_4
uut_cpu_diff/uut_rvcpu/Rs2_forward_mux
                                    1772.4464      0.8    1772.4464      0.0000  0.0000  ysyx_210555_mux_4to1_7
uut_cpu_diff/uut_rvcpu/csr_Rs1_imm_mux
                                     718.1232      0.3     718.1232      0.0000  0.0000  ysyx_210555_mux_2to1_6
uut_cpu_diff/uut_rvcpu/ex_forward_mux
                                    1194.1824      0.5    1194.1824      0.0000  0.0000  ysyx_210555_mux_3to1_3
uut_cpu_diff/uut_rvcpu/me_forward_mux
                                    1734.7920      0.7    1734.7920      0.0000  0.0000  ysyx_210555_mux_4to1_6
uut_cpu_diff/uut_rvcpu/op2_mux       817.6384      0.3     817.6384      0.0000  0.0000  ysyx_210555_mux_2to1_5
uut_cpu_diff/uut_rvcpu/pc_add4_adder
                                    1850.4448      0.8    1850.4448      0.0000  0.0000  ysyx_210555_adder_3
uut_cpu_diff/uut_rvcpu/pc_adder     3656.5112      1.6    3656.5112      0.0000  0.0000  ysyx_210555_adder_2
uut_cpu_diff/uut_rvcpu/pc_adder_a_mux
                                     800.1560      0.3     800.1560      0.0000  0.0000  ysyx_210555_mux_2to1_7
uut_cpu_diff/uut_rvcpu/pc_transf_mux
                                     802.8456      0.3     802.8456      0.0000  0.0000  ysyx_210555_mux_2to1_4
uut_cpu_diff/uut_rvcpu/uut_alu     18941.5079      8.1   18941.5079      0.0000  0.0000  ysyx_210555_alu_0
uut_cpu_diff/uut_rvcpu/uut_branch_comp
                                    3963.1256      1.7    3963.1256      0.0000  0.0000  ysyx_210555_branch_comp_0
uut_cpu_diff/uut_rvcpu/uut_csr     20541.8203      8.7   11931.0656   8610.7547  0.0000  ysyx_210555_csr_0
uut_cpu_diff/uut_rvcpu/uut_csr_op   1274.8704      0.5    1274.8704      0.0000  0.0000  ysyx_210555_csr_op_0
uut_cpu_diff/uut_rvcpu/uut_ex_me   10268.8930      4.4    3344.5176   6924.3754  0.0000  ysyx_210555_ex_me_0
uut_cpu_diff/uut_rvcpu/uut_forwarding
                                     613.2288      0.3     613.2288      0.0000  0.0000  ysyx_210555_forwarding_0
uut_cpu_diff/uut_rvcpu/uut_hazard_detect
                                     162.7208      0.1     162.7208      0.0000  0.0000  ysyx_210555_hazard_detect_0
uut_cpu_diff/uut_rvcpu/uut_id_ex   13027.0779      5.5    4211.9136   8815.1643  0.0000  ysyx_210555_id_ex_0
uut_cpu_diff/uut_rvcpu/uut_if_axi    516.4032      0.2     516.4032      0.0000  0.0000  ysyx_210555_if_axi_0
uut_cpu_diff/uut_rvcpu/uut_if_id    3761.4057      1.6    1274.8704   2486.5353  0.0000  ysyx_210555_if_id_0
uut_cpu_diff/uut_rvcpu/uut_inst_decoder
                                    1393.2128      0.6    1393.2128      0.0000  0.0000  ysyx_210555_inst_decoder_0
uut_cpu_diff/uut_rvcpu/uut_inst_fetch
                                    4236.1200      1.8    2600.8432   1635.2769  0.0000  ysyx_210555_inst_fetch_0
uut_cpu_diff/uut_rvcpu/uut_me_wb   10080.6210      4.3    3309.5528   6771.0682  0.0000  ysyx_210555_me_wb_0
uut_cpu_diff/uut_rvcpu/uut_mem_axi
                                    2286.1600      1.0    2286.1600      0.0000  0.0000  ysyx_210555_mem_axi_0
uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer
                                      57.8264      0.0      57.8264      0.0000  0.0000  ysyx_210555_pc_ctrl_transfer_0
uut_cpu_diff/uut_rvcpu/uut_regfile
                                   99504.4425     42.3   47882.9486  51621.4939  0.0000  ysyx_210555_regfile_0
uut_cpu_diff/uut_rvcpu/wb_mux       1483.3144      0.6    1483.3144      0.0000  0.0000  ysyx_210555_mux_4to1_5
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------------
Total                                                   142446.5947  92744.1344  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210555
Date   : Sat Oct 23 04:48:24 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_36_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_/Q (LVT_DQHDV1)
                                                        0.1130    0.2615     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result[60] (net)
                                                4                 0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result[60] (ysyx_210555_ex_me_0)
                                                                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/me_alu_result[60] (net)                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_addr[60] (ysyx_210555_mem_axi_0)
                                                                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_addr[60] (net)         0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U248/A1 (LVT_AND2HDV2)
                                                        0.1130    0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U248/Z (LVT_AND2HDV2)
                                                        0.0538    0.1246     0.3861 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_addr[60] (net)
                                                2                 0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_addr[60] (ysyx_210555_mem_axi_0)
                                                                  0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/o_mem_addr[60] (net)                     0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/o_mem_addr[60] (ysyx_210555_rvcpu_0)     0.0000     0.3861 f
  uut_cpu_diff/o_mem_addr[60] (net)                               0.0000     0.3861 f
  uut_cpu_diff/o_mem_addr[60] (ysyx_210555_cpu_diff_0)            0.0000     0.3861 f
  mem_addr[60] (net)                                              0.0000     0.3861 f
  uut_arbiter/i_mem_addr[60] (ysyx_210555_arbiter_0)              0.0000     0.3861 f
  uut_arbiter/i_mem_addr[60] (net)                                0.0000     0.3861 f
  uut_arbiter/U20/A2 (LVT_NOR2HDV1)                     0.0538    0.0000     0.3861 f
  uut_arbiter/U20/ZN (LVT_NOR2HDV1)                     0.1050    0.0813     0.4674 r
  uut_arbiter/n24 (net)                         1                 0.0000     0.4674 r
  uut_arbiter/U100/A3 (LVT_NAND3HDV1)                   0.1050    0.0000     0.4674 r
  uut_arbiter/U100/ZN (LVT_NAND3HDV1)                   0.1572    0.1240     0.5914 f
  uut_arbiter/n27 (net)                         1                 0.0000     0.5914 f
  uut_arbiter/U102/A3 (LVT_NOR3HDV4)                    0.1572    0.0000     0.5914 f
  uut_arbiter/U102/ZN (LVT_NOR3HDV4)                    0.1695    0.1374     0.7288 r
  uut_arbiter/n79 (net)                         1                 0.0000     0.7288 r
  uut_arbiter/U119/A1 (LVT_NAND3HDV4)                   0.1695    0.0000     0.7288 r
  uut_arbiter/U119/ZN (LVT_NAND3HDV4)                   0.1047    0.0890     0.8178 f
  uut_arbiter/n82 (net)                         2                 0.0000     0.8178 f
  uut_arbiter/U54/A1 (LVT_INAND2HDV2)                   0.1047    0.0000     0.8178 f
  uut_arbiter/U54/ZN (LVT_INAND2HDV2)                   0.1013    0.1556     0.9734 f
  uut_arbiter/n88 (net)                         2                 0.0000     0.9734 f
  uut_arbiter/U17/I (LVT_INHDV4)                        0.1013    0.0000     0.9734 f
  uut_arbiter/U17/ZN (LVT_INHDV4)                       0.0708    0.0596     1.0331 r
  uut_arbiter/n9 (net)                          1                 0.0000     1.0331 r
  uut_arbiter/U11/I (LVT_INHDV8)                        0.0708    0.0000     1.0331 r
  uut_arbiter/U11/ZN (LVT_INHDV8)                       0.0618    0.0551     1.0882 f
  uut_arbiter/n7 (net)                          4                 0.0000     1.0882 f
  uut_arbiter/U24/I (LVT_INHDV8)                        0.0618    0.0000     1.0882 f
  uut_arbiter/U24/ZN (LVT_INHDV8)                       0.1529    0.1028     1.1910 r
  uut_arbiter/n12 (net)                        52                 0.0000     1.1910 r
  uut_arbiter/U39/A1 (LVT_AND2HDV1)                     0.1529    0.0000     1.1910 r
  uut_arbiter/U39/Z (LVT_AND2HDV1)                      0.0865    0.1503     1.3413 r
  uut_arbiter/o_clint_addr[6] (net)             2                 0.0000     1.3413 r
  uut_arbiter/o_clint_addr[6] (ysyx_210555_arbiter_0)             0.0000     1.3413 r
  clint_addr[6] (net)                                             0.0000     1.3413 r
  uut_clint/i_clint_addr[6] (ysyx_210555_clint_0)                 0.0000     1.3413 r
  uut_clint/i_clint_addr[6] (net)                                 0.0000     1.3413 r
  uut_clint/U54/A4 (LVT_NAND4HDV1)                      0.0865    0.0000     1.3413 r
  uut_clint/U54/ZN (LVT_NAND4HDV1)                      0.1341    0.1190     1.4603 f
  uut_clint/n13 (net)                           1                 0.0000     1.4603 f
  uut_clint/U55/A2 (LVT_NOR2HDV1)                       0.1341    0.0000     1.4603 f
  uut_clint/U55/ZN (LVT_NOR2HDV1)                       0.1102    0.0898     1.5501 r
  uut_clint/n17 (net)                           1                 0.0000     1.5501 r
  uut_clint/U58/A1 (LVT_NAND4HDV1)                      0.1102    0.0000     1.5501 r
  uut_clint/U58/ZN (LVT_NAND4HDV1)                      0.1357    0.0991     1.6492 f
  uut_clint/n18 (net)                           1                 0.0000     1.6492 f
  uut_clint/U59/A2 (LVT_NOR2HDV1)                       0.1357    0.0000     1.6492 f
  uut_clint/U59/ZN (LVT_NOR2HDV1)                       0.1726    0.1283     1.7775 r
  uut_clint/n381 (net)                          2                 0.0000     1.7775 r
  uut_clint/U430/A1 (LVT_NAND2HDV2)                     0.1726    0.0000     1.7775 r
  uut_clint/U430/ZN (LVT_NAND2HDV2)                     0.1760    0.1464     1.9238 f
  uut_clint/n542 (net)                          8                 0.0000     1.9238 f
  uut_clint/U8/I (LVT_BUFHDV6)                          0.1760    0.0000     1.9238 f
  uut_clint/U8/Z (LVT_BUFHDV6)                          0.1990    0.2274     2.1512 f
  uut_clint/n1 (net)                           57                 0.0000     2.1512 f
  uut_clint/U449/B1 (LVT_OAI22HDV1)                     0.1990    0.0000     2.1512 f
  uut_clint/U449/ZN (LVT_OAI22HDV1)                     0.1989    0.1466     2.2979 r
  uut_clint/o_clint_rd_data[5] (net)            1                 0.0000     2.2979 r
  uut_clint/o_clint_rd_data[5] (ysyx_210555_clint_0)              0.0000     2.2979 r
  clint_rd_data[5] (net)                                          0.0000     2.2979 r
  uut_arbiter/i_clint_rdata[5] (ysyx_210555_arbiter_0)            0.0000     2.2979 r
  uut_arbiter/i_clint_rdata[5] (net)                              0.0000     2.2979 r
  uut_arbiter/U71/A2 (LVT_IOA22HDV1)                    0.1989    0.0000     2.2979 r
  uut_arbiter/U71/ZN (LVT_IOA22HDV1)                    0.1272    0.1420     2.4399 r
  uut_arbiter/o_mem_rdata[5] (net)              1                 0.0000     2.4399 r
  uut_arbiter/o_mem_rdata[5] (ysyx_210555_arbiter_0)              0.0000     2.4399 r
  mem_rdata[5] (net)                                              0.0000     2.4399 r
  uut_cpu_diff/i_mem_rdata[5] (ysyx_210555_cpu_diff_0)            0.0000     2.4399 r
  uut_cpu_diff/i_mem_rdata[5] (net)                               0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/i_mem_rdata[5] (ysyx_210555_rvcpu_0)     0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/i_mem_rdata[5] (net)                     0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_rdata[5] (ysyx_210555_mem_axi_0)
                                                                  0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_rdata[5] (net)         0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U243/A1 (LVT_AND2HDV1)
                                                        0.1272    0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U243/Z (LVT_AND2HDV1)
                                                        0.0861    0.1403     2.5802 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_rd_data[5] (net)
                                                2                 0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_rd_data[5] (ysyx_210555_mem_axi_0)
                                                                  0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_mem2reg_data[5] (net)                 0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/i_in1[5] (ysyx_210555_mux_4to1_6)
                                                                  0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/i_in1[5] (net)            0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U219/A1 (LVT_NAND2HDV1)
                                                        0.0861    0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U219/ZN (LVT_NAND2HDV1)
                                                        0.1011    0.0552     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/n434 (net)
                                                1                 0.0000     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U221/B (LVT_OAI211HDV1)
                                                        0.1011    0.0000     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U221/ZN (LVT_OAI211HDV1)
                                                        0.2424    0.0793     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/o_out[5] (net)
                                                2                 0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/o_out[5] (ysyx_210555_mux_4to1_6)
                                                                  0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_Rd_wr_data[5] (net)           0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/i_in2[5] (ysyx_210555_mux_4to1_7)
                                                                  0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/i_in2[5] (net)           0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U213/I (LVT_INHDV1)
                                                        0.2424    0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U213/ZN (LVT_INHDV1)
                                                        0.0873    0.0687     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/n433 (net)
                                                1                 0.0000     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U216/A1 (LVT_OAI211HDV4)
                                                        0.0873    0.0000     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U216/ZN (LVT_OAI211HDV4)
                                                        0.2287    0.1448     2.9281 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/o_out[5] (net)
                                                6                 0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/o_out[5] (ysyx_210555_mux_4to1_7)
                                                                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/id_Rs2_rd_data[5] (net)                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/i_Rs2[5] (ysyx_210555_branch_comp_0)
                                                                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/i_Rs2[5] (net)           0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U160/I (LVT_INHDV1)
                                                        0.2287    0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U160/ZN (LVT_INHDV1)
                                                        0.0660    0.0484     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n43 (net)
                                                1                 0.0000     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U132/A1 (LVT_AOI22HDV1)
                                                        0.0660    0.0000     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U132/ZN (LVT_AOI22HDV1)
                                                        0.1794    0.1260     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n44 (net)
                                                1                 0.0000     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U161/B (LVT_OAI31HDV1)
                                                        0.1794    0.0000     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U161/ZN (LVT_OAI31HDV1)
                                                        0.1273    0.0968     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n48 (net)
                                                1                 0.0000     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U165/A2 (LVT_OAI211HDV2)
                                                        0.1273    0.0000     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U165/ZN (LVT_OAI211HDV2)
                                                        0.1699    0.1318     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n50 (net)
                                                1                 0.0000     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U166/B (LVT_AOI21HDV2)
                                                        0.1699    0.0000     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U166/ZN (LVT_AOI21HDV2)
                                                        0.1413    0.0482     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n52 (net)
                                                1                 0.0000     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U167/C (LVT_AOI211HDV2)
                                                        0.1413    0.0000     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U167/ZN (LVT_AOI211HDV2)
                                                        0.2129    0.1438     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n56 (net)
                                                1                 0.0000     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U123/A1 (LVT_IAO21HDV4)
                                                        0.2129    0.0000     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U123/ZN (LVT_IAO21HDV4)
                                                        0.1054    0.1398     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n14 (net)
                                                1                 0.0000     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U122/A1 (LVT_OAI21HDV4)
                                                        0.1054    0.0000     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U122/ZN (LVT_OAI21HDV4)
                                                        0.0591    0.0537     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n13 (net)
                                                1                 0.0000     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U27/A1 (LVT_NAND2HDV2)
                                                        0.0591    0.0000     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U27/ZN (LVT_NAND2HDV2)
                                                        0.0549    0.0435     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n82 (net)
                                                1                 0.0000     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U195/B (LVT_OAI211HDV2)
                                                        0.0549    0.0000     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U195/ZN (LVT_OAI211HDV2)
                                                        0.1243    0.0772     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n84 (net)
                                                1                 0.0000     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U23/A1 (LVT_AOI21HDV2)
                                                        0.1243    0.0000     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U23/ZN (LVT_AOI21HDV2)
                                                        0.1192    0.0982     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n16 (net)
                                                1                 0.0000     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U93/A1 (LVT_OAI21HDV2)
                                                        0.1192    0.0000     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U93/ZN (LVT_OAI21HDV2)
                                                        0.0729    0.0636     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n142 (net)
                                                1                 0.0000     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U256/A1 (LVT_IOA21HDV4)
                                                        0.0729    0.0000     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U256/ZN (LVT_IOA21HDV4)
                                                        0.0478    0.1064     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n143 (net)
                                                1                 0.0000     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U124/A1 (LVT_AOI21HDV2)
                                                        0.0478    0.0000     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U124/ZN (LVT_AOI21HDV2)
                                                        0.1192    0.0860     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n19 (net)
                                                1                 0.0000     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U29/A1 (LVT_OAI21HDV2)
                                                        0.1192    0.0000     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U29/ZN (LVT_OAI21HDV2)
                                                        0.0748    0.0649     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n18 (net)
                                                1                 0.0000     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U28/A1 (LVT_NAND2HDV2)
                                                        0.0748    0.0000     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U28/ZN (LVT_NAND2HDV2)
                                                        0.0542    0.0470     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n204 (net)
                                                1                 0.0000     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U329/B1 (LVT_AOI22HDV2)
                                                        0.0542    0.0000     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U329/ZN (LVT_AOI22HDV2)
                                                        0.1880    0.0601     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n208 (net)
                                                1                 0.0000     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U331/A1 (LVT_OAI21HDV4)
                                                        0.1880    0.0000     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U331/ZN (LVT_OAI21HDV4)
                                                        0.1392    0.1197     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n213 (net)
                                                1                 0.0000     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U333/A1 (LVT_AOI21HDV4)
                                                        0.1392    0.0000     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U333/ZN (LVT_AOI21HDV4)
                                                        0.0820    0.0736     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n214 (net)
                                                1                 0.0000     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U334/B (LVT_IAO21HDV4)
                                                        0.0820    0.0000     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U334/ZN (LVT_IAO21HDV4)
                                                        0.1005    0.0798     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n217 (net)
                                                1                 0.0000     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U335/A1 (LVT_MOAI22HDV4)
                                                        0.1005    0.0000     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U335/ZN (LVT_MOAI22HDV4)
                                                        0.0886    0.0625     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n218 (net)
                                                1                 0.0000     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U119/I (LVT_INHDV4)
                                                        0.0886    0.0000     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U119/ZN (LVT_INHDV4)
                                                        0.0482    0.0428     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n9 (net)
                                                1                 0.0000     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U118/A1 (LVT_OAI22HDV4)
                                                        0.0482    0.0000     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U118/ZN (LVT_OAI22HDV4)
                                                        0.0963    0.0539     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n11 (net)
                                                1                 0.0000     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U121/A1 (LVT_OAI22HDV4)
                                                        0.0963    0.0000     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U121/ZN (LVT_OAI22HDV4)
                                                        0.2020    0.0840     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n10 (net)
                                                1                 0.0000     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U120/A1 (LVT_AOI21HDV4)
                                                        0.2020    0.0000     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U120/ZN (LVT_AOI21HDV4)
                                                        0.0829    0.0727     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n227 (net)
                                                1                 0.0000     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U336/B (LVT_AOI21HDV2)
                                                        0.0829    0.0000     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U336/ZN (LVT_AOI21HDV2)
                                                        0.1195    0.0854     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n229 (net)
                                                1                 0.0000     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U337/B (LVT_IAO21HDV2)
                                                        0.1195    0.0000     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U337/ZN (LVT_IAO21HDV2)
                                                        0.0609    0.0480     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n231 (net)
                                                1                 0.0000     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U338/B (LVT_AOI21HDV2)
                                                        0.0609    0.0000     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U338/ZN (LVT_AOI21HDV2)
                                                        0.1223    0.0810     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n233 (net)
                                                1                 0.0000     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U340/A1 (LVT_OAI21HDV2)
                                                        0.1223    0.0000     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U340/ZN (LVT_OAI21HDV2)
                                                        0.0799    0.0653     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n234 (net)
                                                1                 0.0000     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U341/A1 (LVT_NAND2HDV2)
                                                        0.0799    0.0000     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U341/ZN (LVT_NAND2HDV2)
                                                        0.0589    0.0479     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n237 (net)
                                                1                 0.0000     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U342/A1 (LVT_NAND2HDV2)
                                                        0.0589    0.0000     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U342/ZN (LVT_NAND2HDV2)
                                                        0.0701    0.0587     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n575 (net)
                                                1                 0.0000     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U577/A1 (LVT_AOI21HDV4)
                                                        0.0701    0.0000     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U577/ZN (LVT_AOI21HDV4)
                                                        0.1099    0.0834     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/o_equ_less (net)
                                                2                 0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/o_equ_less (ysyx_210555_branch_comp_0)
                                                                  0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/id_equ_less (net)                        0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/i_equ_less (ysyx_210555_pc_ctrl_transfer_0)
                                                                  0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/i_equ_less (net)    0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U7/A1 (LVT_NOR2HDV1)
                                                        0.1099    0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U7/ZN (LVT_NOR2HDV1)
                                                        0.0699    0.0642     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/n2 (net)
                                                1                 0.0000     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U6/A2 (LVT_NOR2HDV4)
                                                        0.0699    0.0000     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U6/ZN (LVT_NOR2HDV4)
                                                        0.0743    0.0653     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/o_pc_ctrf_vld (net)
                                                2                 0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/o_pc_ctrf_vld (ysyx_210555_pc_ctrl_transfer_0)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/id_pc_ctrf_vld (net)                     0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/i_id_pc_ctrf_vld (ysyx_210555_hazard_detect_0)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/i_id_pc_ctrf_vld (net)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/U12/A1 (LVT_AND2HDV2)
                                                        0.0743    0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/U12/Z (LVT_AND2HDV2)
                                                        0.0529    0.1048     5.6568 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/o_flush_if_id (net)
                                                1                 0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/o_flush_if_id (ysyx_210555_hazard_detect_0)
                                                                  0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/id_flush_if_id (net)                     0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/U10/A1 (LVT_IOA21HDV4)         0.0529    0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/U10/ZN (LVT_IOA21HDV4)         0.1055    0.1364     5.7932 r
  uut_cpu_diff/uut_rvcpu/n_1_net_ (net)         4                 0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/i_rst (ysyx_210555_if_id_0)    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/i_rst (net)                    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/U4/A1 (LVT_NOR2HDV4)
                                                        0.1055    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/U4/ZN (LVT_NOR2HDV4)
                                                        0.0952    0.0699     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n109 (net)
                                                4                 0.0000     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U6/I (LVT_BUFHDV8)   0.0952    0.0000     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U6/Z (LVT_BUFHDV8)   0.0650    0.1175     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n2 (net)    22                 0.0000     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U31/A1 (LVT_AO22HDV1)
                                                        0.0650    0.0000     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U31/Z (LVT_AO22HDV1)
                                                        0.0735    0.2299     6.2105 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n72 (net)
                                                1                 0.0000     6.2105 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_36_/D (LVT_DQHDV2)
                                                        0.0735    0.0000     6.2105 f
  data arrival time                                                          6.2105
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_36_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1395     6.2105
  data required time                                                         6.2105
  ------------------------------------------------------------------------------------
  data required time                                                         6.2105
  data arrival time                                                         -6.2105
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
  Startpoint: uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_43_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_/Q (LVT_DQHDV1)
                                                        0.1130    0.2615     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result[60] (net)
                                                4                 0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result[60] (ysyx_210555_ex_me_0)
                                                                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/me_alu_result[60] (net)                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_addr[60] (ysyx_210555_mem_axi_0)
                                                                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_addr[60] (net)         0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U248/A1 (LVT_AND2HDV2)
                                                        0.1130    0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U248/Z (LVT_AND2HDV2)
                                                        0.0538    0.1246     0.3861 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_addr[60] (net)
                                                2                 0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_addr[60] (ysyx_210555_mem_axi_0)
                                                                  0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/o_mem_addr[60] (net)                     0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/o_mem_addr[60] (ysyx_210555_rvcpu_0)     0.0000     0.3861 f
  uut_cpu_diff/o_mem_addr[60] (net)                               0.0000     0.3861 f
  uut_cpu_diff/o_mem_addr[60] (ysyx_210555_cpu_diff_0)            0.0000     0.3861 f
  mem_addr[60] (net)                                              0.0000     0.3861 f
  uut_arbiter/i_mem_addr[60] (ysyx_210555_arbiter_0)              0.0000     0.3861 f
  uut_arbiter/i_mem_addr[60] (net)                                0.0000     0.3861 f
  uut_arbiter/U20/A2 (LVT_NOR2HDV1)                     0.0538    0.0000     0.3861 f
  uut_arbiter/U20/ZN (LVT_NOR2HDV1)                     0.1050    0.0813     0.4674 r
  uut_arbiter/n24 (net)                         1                 0.0000     0.4674 r
  uut_arbiter/U100/A3 (LVT_NAND3HDV1)                   0.1050    0.0000     0.4674 r
  uut_arbiter/U100/ZN (LVT_NAND3HDV1)                   0.1572    0.1240     0.5914 f
  uut_arbiter/n27 (net)                         1                 0.0000     0.5914 f
  uut_arbiter/U102/A3 (LVT_NOR3HDV4)                    0.1572    0.0000     0.5914 f
  uut_arbiter/U102/ZN (LVT_NOR3HDV4)                    0.1695    0.1374     0.7288 r
  uut_arbiter/n79 (net)                         1                 0.0000     0.7288 r
  uut_arbiter/U119/A1 (LVT_NAND3HDV4)                   0.1695    0.0000     0.7288 r
  uut_arbiter/U119/ZN (LVT_NAND3HDV4)                   0.1047    0.0890     0.8178 f
  uut_arbiter/n82 (net)                         2                 0.0000     0.8178 f
  uut_arbiter/U54/A1 (LVT_INAND2HDV2)                   0.1047    0.0000     0.8178 f
  uut_arbiter/U54/ZN (LVT_INAND2HDV2)                   0.1013    0.1556     0.9734 f
  uut_arbiter/n88 (net)                         2                 0.0000     0.9734 f
  uut_arbiter/U17/I (LVT_INHDV4)                        0.1013    0.0000     0.9734 f
  uut_arbiter/U17/ZN (LVT_INHDV4)                       0.0708    0.0596     1.0331 r
  uut_arbiter/n9 (net)                          1                 0.0000     1.0331 r
  uut_arbiter/U11/I (LVT_INHDV8)                        0.0708    0.0000     1.0331 r
  uut_arbiter/U11/ZN (LVT_INHDV8)                       0.0618    0.0551     1.0882 f
  uut_arbiter/n7 (net)                          4                 0.0000     1.0882 f
  uut_arbiter/U24/I (LVT_INHDV8)                        0.0618    0.0000     1.0882 f
  uut_arbiter/U24/ZN (LVT_INHDV8)                       0.1529    0.1028     1.1910 r
  uut_arbiter/n12 (net)                        52                 0.0000     1.1910 r
  uut_arbiter/U39/A1 (LVT_AND2HDV1)                     0.1529    0.0000     1.1910 r
  uut_arbiter/U39/Z (LVT_AND2HDV1)                      0.0865    0.1503     1.3413 r
  uut_arbiter/o_clint_addr[6] (net)             2                 0.0000     1.3413 r
  uut_arbiter/o_clint_addr[6] (ysyx_210555_arbiter_0)             0.0000     1.3413 r
  clint_addr[6] (net)                                             0.0000     1.3413 r
  uut_clint/i_clint_addr[6] (ysyx_210555_clint_0)                 0.0000     1.3413 r
  uut_clint/i_clint_addr[6] (net)                                 0.0000     1.3413 r
  uut_clint/U54/A4 (LVT_NAND4HDV1)                      0.0865    0.0000     1.3413 r
  uut_clint/U54/ZN (LVT_NAND4HDV1)                      0.1341    0.1190     1.4603 f
  uut_clint/n13 (net)                           1                 0.0000     1.4603 f
  uut_clint/U55/A2 (LVT_NOR2HDV1)                       0.1341    0.0000     1.4603 f
  uut_clint/U55/ZN (LVT_NOR2HDV1)                       0.1102    0.0898     1.5501 r
  uut_clint/n17 (net)                           1                 0.0000     1.5501 r
  uut_clint/U58/A1 (LVT_NAND4HDV1)                      0.1102    0.0000     1.5501 r
  uut_clint/U58/ZN (LVT_NAND4HDV1)                      0.1357    0.0991     1.6492 f
  uut_clint/n18 (net)                           1                 0.0000     1.6492 f
  uut_clint/U59/A2 (LVT_NOR2HDV1)                       0.1357    0.0000     1.6492 f
  uut_clint/U59/ZN (LVT_NOR2HDV1)                       0.1726    0.1283     1.7775 r
  uut_clint/n381 (net)                          2                 0.0000     1.7775 r
  uut_clint/U430/A1 (LVT_NAND2HDV2)                     0.1726    0.0000     1.7775 r
  uut_clint/U430/ZN (LVT_NAND2HDV2)                     0.1760    0.1464     1.9238 f
  uut_clint/n542 (net)                          8                 0.0000     1.9238 f
  uut_clint/U8/I (LVT_BUFHDV6)                          0.1760    0.0000     1.9238 f
  uut_clint/U8/Z (LVT_BUFHDV6)                          0.1990    0.2274     2.1512 f
  uut_clint/n1 (net)                           57                 0.0000     2.1512 f
  uut_clint/U449/B1 (LVT_OAI22HDV1)                     0.1990    0.0000     2.1512 f
  uut_clint/U449/ZN (LVT_OAI22HDV1)                     0.1989    0.1466     2.2979 r
  uut_clint/o_clint_rd_data[5] (net)            1                 0.0000     2.2979 r
  uut_clint/o_clint_rd_data[5] (ysyx_210555_clint_0)              0.0000     2.2979 r
  clint_rd_data[5] (net)                                          0.0000     2.2979 r
  uut_arbiter/i_clint_rdata[5] (ysyx_210555_arbiter_0)            0.0000     2.2979 r
  uut_arbiter/i_clint_rdata[5] (net)                              0.0000     2.2979 r
  uut_arbiter/U71/A2 (LVT_IOA22HDV1)                    0.1989    0.0000     2.2979 r
  uut_arbiter/U71/ZN (LVT_IOA22HDV1)                    0.1272    0.1420     2.4399 r
  uut_arbiter/o_mem_rdata[5] (net)              1                 0.0000     2.4399 r
  uut_arbiter/o_mem_rdata[5] (ysyx_210555_arbiter_0)              0.0000     2.4399 r
  mem_rdata[5] (net)                                              0.0000     2.4399 r
  uut_cpu_diff/i_mem_rdata[5] (ysyx_210555_cpu_diff_0)            0.0000     2.4399 r
  uut_cpu_diff/i_mem_rdata[5] (net)                               0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/i_mem_rdata[5] (ysyx_210555_rvcpu_0)     0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/i_mem_rdata[5] (net)                     0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_rdata[5] (ysyx_210555_mem_axi_0)
                                                                  0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_rdata[5] (net)         0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U243/A1 (LVT_AND2HDV1)
                                                        0.1272    0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U243/Z (LVT_AND2HDV1)
                                                        0.0861    0.1403     2.5802 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_rd_data[5] (net)
                                                2                 0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_rd_data[5] (ysyx_210555_mem_axi_0)
                                                                  0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_mem2reg_data[5] (net)                 0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/i_in1[5] (ysyx_210555_mux_4to1_6)
                                                                  0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/i_in1[5] (net)            0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U219/A1 (LVT_NAND2HDV1)
                                                        0.0861    0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U219/ZN (LVT_NAND2HDV1)
                                                        0.1011    0.0552     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/n434 (net)
                                                1                 0.0000     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U221/B (LVT_OAI211HDV1)
                                                        0.1011    0.0000     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U221/ZN (LVT_OAI211HDV1)
                                                        0.2424    0.0793     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/o_out[5] (net)
                                                2                 0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/o_out[5] (ysyx_210555_mux_4to1_6)
                                                                  0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_Rd_wr_data[5] (net)           0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/i_in2[5] (ysyx_210555_mux_4to1_7)
                                                                  0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/i_in2[5] (net)           0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U213/I (LVT_INHDV1)
                                                        0.2424    0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U213/ZN (LVT_INHDV1)
                                                        0.0873    0.0687     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/n433 (net)
                                                1                 0.0000     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U216/A1 (LVT_OAI211HDV4)
                                                        0.0873    0.0000     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U216/ZN (LVT_OAI211HDV4)
                                                        0.2287    0.1448     2.9281 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/o_out[5] (net)
                                                6                 0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/o_out[5] (ysyx_210555_mux_4to1_7)
                                                                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/id_Rs2_rd_data[5] (net)                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/i_Rs2[5] (ysyx_210555_branch_comp_0)
                                                                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/i_Rs2[5] (net)           0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U160/I (LVT_INHDV1)
                                                        0.2287    0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U160/ZN (LVT_INHDV1)
                                                        0.0660    0.0484     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n43 (net)
                                                1                 0.0000     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U132/A1 (LVT_AOI22HDV1)
                                                        0.0660    0.0000     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U132/ZN (LVT_AOI22HDV1)
                                                        0.1794    0.1260     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n44 (net)
                                                1                 0.0000     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U161/B (LVT_OAI31HDV1)
                                                        0.1794    0.0000     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U161/ZN (LVT_OAI31HDV1)
                                                        0.1273    0.0968     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n48 (net)
                                                1                 0.0000     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U165/A2 (LVT_OAI211HDV2)
                                                        0.1273    0.0000     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U165/ZN (LVT_OAI211HDV2)
                                                        0.1699    0.1318     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n50 (net)
                                                1                 0.0000     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U166/B (LVT_AOI21HDV2)
                                                        0.1699    0.0000     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U166/ZN (LVT_AOI21HDV2)
                                                        0.1413    0.0482     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n52 (net)
                                                1                 0.0000     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U167/C (LVT_AOI211HDV2)
                                                        0.1413    0.0000     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U167/ZN (LVT_AOI211HDV2)
                                                        0.2129    0.1438     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n56 (net)
                                                1                 0.0000     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U123/A1 (LVT_IAO21HDV4)
                                                        0.2129    0.0000     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U123/ZN (LVT_IAO21HDV4)
                                                        0.1054    0.1398     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n14 (net)
                                                1                 0.0000     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U122/A1 (LVT_OAI21HDV4)
                                                        0.1054    0.0000     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U122/ZN (LVT_OAI21HDV4)
                                                        0.0591    0.0537     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n13 (net)
                                                1                 0.0000     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U27/A1 (LVT_NAND2HDV2)
                                                        0.0591    0.0000     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U27/ZN (LVT_NAND2HDV2)
                                                        0.0549    0.0435     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n82 (net)
                                                1                 0.0000     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U195/B (LVT_OAI211HDV2)
                                                        0.0549    0.0000     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U195/ZN (LVT_OAI211HDV2)
                                                        0.1243    0.0772     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n84 (net)
                                                1                 0.0000     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U23/A1 (LVT_AOI21HDV2)
                                                        0.1243    0.0000     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U23/ZN (LVT_AOI21HDV2)
                                                        0.1192    0.0982     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n16 (net)
                                                1                 0.0000     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U93/A1 (LVT_OAI21HDV2)
                                                        0.1192    0.0000     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U93/ZN (LVT_OAI21HDV2)
                                                        0.0729    0.0636     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n142 (net)
                                                1                 0.0000     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U256/A1 (LVT_IOA21HDV4)
                                                        0.0729    0.0000     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U256/ZN (LVT_IOA21HDV4)
                                                        0.0478    0.1064     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n143 (net)
                                                1                 0.0000     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U124/A1 (LVT_AOI21HDV2)
                                                        0.0478    0.0000     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U124/ZN (LVT_AOI21HDV2)
                                                        0.1192    0.0860     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n19 (net)
                                                1                 0.0000     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U29/A1 (LVT_OAI21HDV2)
                                                        0.1192    0.0000     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U29/ZN (LVT_OAI21HDV2)
                                                        0.0748    0.0649     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n18 (net)
                                                1                 0.0000     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U28/A1 (LVT_NAND2HDV2)
                                                        0.0748    0.0000     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U28/ZN (LVT_NAND2HDV2)
                                                        0.0542    0.0470     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n204 (net)
                                                1                 0.0000     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U329/B1 (LVT_AOI22HDV2)
                                                        0.0542    0.0000     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U329/ZN (LVT_AOI22HDV2)
                                                        0.1880    0.0601     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n208 (net)
                                                1                 0.0000     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U331/A1 (LVT_OAI21HDV4)
                                                        0.1880    0.0000     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U331/ZN (LVT_OAI21HDV4)
                                                        0.1392    0.1197     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n213 (net)
                                                1                 0.0000     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U333/A1 (LVT_AOI21HDV4)
                                                        0.1392    0.0000     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U333/ZN (LVT_AOI21HDV4)
                                                        0.0820    0.0736     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n214 (net)
                                                1                 0.0000     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U334/B (LVT_IAO21HDV4)
                                                        0.0820    0.0000     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U334/ZN (LVT_IAO21HDV4)
                                                        0.1005    0.0798     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n217 (net)
                                                1                 0.0000     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U335/A1 (LVT_MOAI22HDV4)
                                                        0.1005    0.0000     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U335/ZN (LVT_MOAI22HDV4)
                                                        0.0886    0.0625     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n218 (net)
                                                1                 0.0000     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U119/I (LVT_INHDV4)
                                                        0.0886    0.0000     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U119/ZN (LVT_INHDV4)
                                                        0.0482    0.0428     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n9 (net)
                                                1                 0.0000     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U118/A1 (LVT_OAI22HDV4)
                                                        0.0482    0.0000     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U118/ZN (LVT_OAI22HDV4)
                                                        0.0963    0.0539     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n11 (net)
                                                1                 0.0000     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U121/A1 (LVT_OAI22HDV4)
                                                        0.0963    0.0000     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U121/ZN (LVT_OAI22HDV4)
                                                        0.2020    0.0840     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n10 (net)
                                                1                 0.0000     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U120/A1 (LVT_AOI21HDV4)
                                                        0.2020    0.0000     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U120/ZN (LVT_AOI21HDV4)
                                                        0.0829    0.0727     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n227 (net)
                                                1                 0.0000     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U336/B (LVT_AOI21HDV2)
                                                        0.0829    0.0000     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U336/ZN (LVT_AOI21HDV2)
                                                        0.1195    0.0854     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n229 (net)
                                                1                 0.0000     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U337/B (LVT_IAO21HDV2)
                                                        0.1195    0.0000     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U337/ZN (LVT_IAO21HDV2)
                                                        0.0609    0.0480     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n231 (net)
                                                1                 0.0000     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U338/B (LVT_AOI21HDV2)
                                                        0.0609    0.0000     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U338/ZN (LVT_AOI21HDV2)
                                                        0.1223    0.0810     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n233 (net)
                                                1                 0.0000     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U340/A1 (LVT_OAI21HDV2)
                                                        0.1223    0.0000     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U340/ZN (LVT_OAI21HDV2)
                                                        0.0799    0.0653     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n234 (net)
                                                1                 0.0000     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U341/A1 (LVT_NAND2HDV2)
                                                        0.0799    0.0000     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U341/ZN (LVT_NAND2HDV2)
                                                        0.0589    0.0479     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n237 (net)
                                                1                 0.0000     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U342/A1 (LVT_NAND2HDV2)
                                                        0.0589    0.0000     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U342/ZN (LVT_NAND2HDV2)
                                                        0.0701    0.0587     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n575 (net)
                                                1                 0.0000     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U577/A1 (LVT_AOI21HDV4)
                                                        0.0701    0.0000     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U577/ZN (LVT_AOI21HDV4)
                                                        0.1099    0.0834     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/o_equ_less (net)
                                                2                 0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/o_equ_less (ysyx_210555_branch_comp_0)
                                                                  0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/id_equ_less (net)                        0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/i_equ_less (ysyx_210555_pc_ctrl_transfer_0)
                                                                  0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/i_equ_less (net)    0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U7/A1 (LVT_NOR2HDV1)
                                                        0.1099    0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U7/ZN (LVT_NOR2HDV1)
                                                        0.0699    0.0642     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/n2 (net)
                                                1                 0.0000     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U6/A2 (LVT_NOR2HDV4)
                                                        0.0699    0.0000     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U6/ZN (LVT_NOR2HDV4)
                                                        0.0743    0.0653     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/o_pc_ctrf_vld (net)
                                                2                 0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/o_pc_ctrf_vld (ysyx_210555_pc_ctrl_transfer_0)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/id_pc_ctrf_vld (net)                     0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/i_id_pc_ctrf_vld (ysyx_210555_hazard_detect_0)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/i_id_pc_ctrf_vld (net)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/U12/A1 (LVT_AND2HDV2)
                                                        0.0743    0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/U12/Z (LVT_AND2HDV2)
                                                        0.0529    0.1048     5.6568 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/o_flush_if_id (net)
                                                1                 0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/o_flush_if_id (ysyx_210555_hazard_detect_0)
                                                                  0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/id_flush_if_id (net)                     0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/U10/A1 (LVT_IOA21HDV4)         0.0529    0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/U10/ZN (LVT_IOA21HDV4)         0.1055    0.1364     5.7932 r
  uut_cpu_diff/uut_rvcpu/n_1_net_ (net)         4                 0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/i_rst (ysyx_210555_if_id_0)    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/i_rst (net)                    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/U4/A1 (LVT_NOR2HDV4)
                                                        0.1055    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/U4/ZN (LVT_NOR2HDV4)
                                                        0.0952    0.0699     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n109 (net)
                                                4                 0.0000     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U6/I (LVT_BUFHDV8)   0.0952    0.0000     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U6/Z (LVT_BUFHDV8)   0.0650    0.1175     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n2 (net)    22                 0.0000     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U28/A1 (LVT_AO22HDV1)
                                                        0.0650    0.0000     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U28/Z (LVT_AO22HDV1)
                                                        0.0735    0.2299     6.2105 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n79 (net)
                                                1                 0.0000     6.2105 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_43_/D (LVT_DQHDV2)
                                                        0.0735    0.0000     6.2105 f
  data arrival time                                                          6.2105
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_43_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1395     6.2105
  data required time                                                         6.2105
  ------------------------------------------------------------------------------------
  data required time                                                         6.2105
  data arrival time                                                         -6.2105
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
  Startpoint: uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_55_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result_reg_60_/Q (LVT_DQHDV1)
                                                        0.1130    0.2615     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result[60] (net)
                                                4                 0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_ex_me/o_me_alu_result[60] (ysyx_210555_ex_me_0)
                                                                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/me_alu_result[60] (net)                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_addr[60] (ysyx_210555_mem_axi_0)
                                                                  0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_addr[60] (net)         0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U248/A1 (LVT_AND2HDV2)
                                                        0.1130    0.0000     0.2615 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U248/Z (LVT_AND2HDV2)
                                                        0.0538    0.1246     0.3861 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_addr[60] (net)
                                                2                 0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_addr[60] (ysyx_210555_mem_axi_0)
                                                                  0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/o_mem_addr[60] (net)                     0.0000     0.3861 f
  uut_cpu_diff/uut_rvcpu/o_mem_addr[60] (ysyx_210555_rvcpu_0)     0.0000     0.3861 f
  uut_cpu_diff/o_mem_addr[60] (net)                               0.0000     0.3861 f
  uut_cpu_diff/o_mem_addr[60] (ysyx_210555_cpu_diff_0)            0.0000     0.3861 f
  mem_addr[60] (net)                                              0.0000     0.3861 f
  uut_arbiter/i_mem_addr[60] (ysyx_210555_arbiter_0)              0.0000     0.3861 f
  uut_arbiter/i_mem_addr[60] (net)                                0.0000     0.3861 f
  uut_arbiter/U20/A2 (LVT_NOR2HDV1)                     0.0538    0.0000     0.3861 f
  uut_arbiter/U20/ZN (LVT_NOR2HDV1)                     0.1050    0.0813     0.4674 r
  uut_arbiter/n24 (net)                         1                 0.0000     0.4674 r
  uut_arbiter/U100/A3 (LVT_NAND3HDV1)                   0.1050    0.0000     0.4674 r
  uut_arbiter/U100/ZN (LVT_NAND3HDV1)                   0.1572    0.1240     0.5914 f
  uut_arbiter/n27 (net)                         1                 0.0000     0.5914 f
  uut_arbiter/U102/A3 (LVT_NOR3HDV4)                    0.1572    0.0000     0.5914 f
  uut_arbiter/U102/ZN (LVT_NOR3HDV4)                    0.1695    0.1374     0.7288 r
  uut_arbiter/n79 (net)                         1                 0.0000     0.7288 r
  uut_arbiter/U119/A1 (LVT_NAND3HDV4)                   0.1695    0.0000     0.7288 r
  uut_arbiter/U119/ZN (LVT_NAND3HDV4)                   0.1047    0.0890     0.8178 f
  uut_arbiter/n82 (net)                         2                 0.0000     0.8178 f
  uut_arbiter/U54/A1 (LVT_INAND2HDV2)                   0.1047    0.0000     0.8178 f
  uut_arbiter/U54/ZN (LVT_INAND2HDV2)                   0.1013    0.1556     0.9734 f
  uut_arbiter/n88 (net)                         2                 0.0000     0.9734 f
  uut_arbiter/U17/I (LVT_INHDV4)                        0.1013    0.0000     0.9734 f
  uut_arbiter/U17/ZN (LVT_INHDV4)                       0.0708    0.0596     1.0331 r
  uut_arbiter/n9 (net)                          1                 0.0000     1.0331 r
  uut_arbiter/U11/I (LVT_INHDV8)                        0.0708    0.0000     1.0331 r
  uut_arbiter/U11/ZN (LVT_INHDV8)                       0.0618    0.0551     1.0882 f
  uut_arbiter/n7 (net)                          4                 0.0000     1.0882 f
  uut_arbiter/U24/I (LVT_INHDV8)                        0.0618    0.0000     1.0882 f
  uut_arbiter/U24/ZN (LVT_INHDV8)                       0.1529    0.1028     1.1910 r
  uut_arbiter/n12 (net)                        52                 0.0000     1.1910 r
  uut_arbiter/U39/A1 (LVT_AND2HDV1)                     0.1529    0.0000     1.1910 r
  uut_arbiter/U39/Z (LVT_AND2HDV1)                      0.0865    0.1503     1.3413 r
  uut_arbiter/o_clint_addr[6] (net)             2                 0.0000     1.3413 r
  uut_arbiter/o_clint_addr[6] (ysyx_210555_arbiter_0)             0.0000     1.3413 r
  clint_addr[6] (net)                                             0.0000     1.3413 r
  uut_clint/i_clint_addr[6] (ysyx_210555_clint_0)                 0.0000     1.3413 r
  uut_clint/i_clint_addr[6] (net)                                 0.0000     1.3413 r
  uut_clint/U54/A4 (LVT_NAND4HDV1)                      0.0865    0.0000     1.3413 r
  uut_clint/U54/ZN (LVT_NAND4HDV1)                      0.1341    0.1190     1.4603 f
  uut_clint/n13 (net)                           1                 0.0000     1.4603 f
  uut_clint/U55/A2 (LVT_NOR2HDV1)                       0.1341    0.0000     1.4603 f
  uut_clint/U55/ZN (LVT_NOR2HDV1)                       0.1102    0.0898     1.5501 r
  uut_clint/n17 (net)                           1                 0.0000     1.5501 r
  uut_clint/U58/A1 (LVT_NAND4HDV1)                      0.1102    0.0000     1.5501 r
  uut_clint/U58/ZN (LVT_NAND4HDV1)                      0.1357    0.0991     1.6492 f
  uut_clint/n18 (net)                           1                 0.0000     1.6492 f
  uut_clint/U59/A2 (LVT_NOR2HDV1)                       0.1357    0.0000     1.6492 f
  uut_clint/U59/ZN (LVT_NOR2HDV1)                       0.1726    0.1283     1.7775 r
  uut_clint/n381 (net)                          2                 0.0000     1.7775 r
  uut_clint/U430/A1 (LVT_NAND2HDV2)                     0.1726    0.0000     1.7775 r
  uut_clint/U430/ZN (LVT_NAND2HDV2)                     0.1760    0.1464     1.9238 f
  uut_clint/n542 (net)                          8                 0.0000     1.9238 f
  uut_clint/U8/I (LVT_BUFHDV6)                          0.1760    0.0000     1.9238 f
  uut_clint/U8/Z (LVT_BUFHDV6)                          0.1990    0.2274     2.1512 f
  uut_clint/n1 (net)                           57                 0.0000     2.1512 f
  uut_clint/U449/B1 (LVT_OAI22HDV1)                     0.1990    0.0000     2.1512 f
  uut_clint/U449/ZN (LVT_OAI22HDV1)                     0.1989    0.1466     2.2979 r
  uut_clint/o_clint_rd_data[5] (net)            1                 0.0000     2.2979 r
  uut_clint/o_clint_rd_data[5] (ysyx_210555_clint_0)              0.0000     2.2979 r
  clint_rd_data[5] (net)                                          0.0000     2.2979 r
  uut_arbiter/i_clint_rdata[5] (ysyx_210555_arbiter_0)            0.0000     2.2979 r
  uut_arbiter/i_clint_rdata[5] (net)                              0.0000     2.2979 r
  uut_arbiter/U71/A2 (LVT_IOA22HDV1)                    0.1989    0.0000     2.2979 r
  uut_arbiter/U71/ZN (LVT_IOA22HDV1)                    0.1272    0.1420     2.4399 r
  uut_arbiter/o_mem_rdata[5] (net)              1                 0.0000     2.4399 r
  uut_arbiter/o_mem_rdata[5] (ysyx_210555_arbiter_0)              0.0000     2.4399 r
  mem_rdata[5] (net)                                              0.0000     2.4399 r
  uut_cpu_diff/i_mem_rdata[5] (ysyx_210555_cpu_diff_0)            0.0000     2.4399 r
  uut_cpu_diff/i_mem_rdata[5] (net)                               0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/i_mem_rdata[5] (ysyx_210555_rvcpu_0)     0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/i_mem_rdata[5] (net)                     0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_rdata[5] (ysyx_210555_mem_axi_0)
                                                                  0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/i_mem_rdata[5] (net)         0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U243/A1 (LVT_AND2HDV1)
                                                        0.1272    0.0000     2.4399 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/U243/Z (LVT_AND2HDV1)
                                                        0.0861    0.1403     2.5802 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_rd_data[5] (net)
                                                2                 0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/uut_mem_axi/o_mem_rd_data[5] (ysyx_210555_mem_axi_0)
                                                                  0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_mem2reg_data[5] (net)                 0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/i_in1[5] (ysyx_210555_mux_4to1_6)
                                                                  0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/i_in1[5] (net)            0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U219/A1 (LVT_NAND2HDV1)
                                                        0.0861    0.0000     2.5802 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U219/ZN (LVT_NAND2HDV1)
                                                        0.1011    0.0552     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/n434 (net)
                                                1                 0.0000     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U221/B (LVT_OAI211HDV1)
                                                        0.1011    0.0000     2.6353 f
  uut_cpu_diff/uut_rvcpu/me_forward_mux/U221/ZN (LVT_OAI211HDV1)
                                                        0.2424    0.0793     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/o_out[5] (net)
                                                2                 0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_mux/o_out[5] (ysyx_210555_mux_4to1_6)
                                                                  0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/me_forward_Rd_wr_data[5] (net)           0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/i_in2[5] (ysyx_210555_mux_4to1_7)
                                                                  0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/i_in2[5] (net)           0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U213/I (LVT_INHDV1)
                                                        0.2424    0.0000     2.7146 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U213/ZN (LVT_INHDV1)
                                                        0.0873    0.0687     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/n433 (net)
                                                1                 0.0000     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U216/A1 (LVT_OAI211HDV4)
                                                        0.0873    0.0000     2.7833 f
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/U216/ZN (LVT_OAI211HDV4)
                                                        0.2287    0.1448     2.9281 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/o_out[5] (net)
                                                6                 0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/Rs2_forward_mux/o_out[5] (ysyx_210555_mux_4to1_7)
                                                                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/id_Rs2_rd_data[5] (net)                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/i_Rs2[5] (ysyx_210555_branch_comp_0)
                                                                  0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/i_Rs2[5] (net)           0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U160/I (LVT_INHDV1)
                                                        0.2287    0.0000     2.9281 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U160/ZN (LVT_INHDV1)
                                                        0.0660    0.0484     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n43 (net)
                                                1                 0.0000     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U132/A1 (LVT_AOI22HDV1)
                                                        0.0660    0.0000     2.9765 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U132/ZN (LVT_AOI22HDV1)
                                                        0.1794    0.1260     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n44 (net)
                                                1                 0.0000     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U161/B (LVT_OAI31HDV1)
                                                        0.1794    0.0000     3.1025 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U161/ZN (LVT_OAI31HDV1)
                                                        0.1273    0.0968     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n48 (net)
                                                1                 0.0000     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U165/A2 (LVT_OAI211HDV2)
                                                        0.1273    0.0000     3.1993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U165/ZN (LVT_OAI211HDV2)
                                                        0.1699    0.1318     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n50 (net)
                                                1                 0.0000     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U166/B (LVT_AOI21HDV2)
                                                        0.1699    0.0000     3.3311 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U166/ZN (LVT_AOI21HDV2)
                                                        0.1413    0.0482     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n52 (net)
                                                1                 0.0000     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U167/C (LVT_AOI211HDV2)
                                                        0.1413    0.0000     3.3793 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U167/ZN (LVT_AOI211HDV2)
                                                        0.2129    0.1438     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n56 (net)
                                                1                 0.0000     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U123/A1 (LVT_IAO21HDV4)
                                                        0.2129    0.0000     3.5232 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U123/ZN (LVT_IAO21HDV4)
                                                        0.1054    0.1398     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n14 (net)
                                                1                 0.0000     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U122/A1 (LVT_OAI21HDV4)
                                                        0.1054    0.0000     3.6630 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U122/ZN (LVT_OAI21HDV4)
                                                        0.0591    0.0537     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n13 (net)
                                                1                 0.0000     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U27/A1 (LVT_NAND2HDV2)
                                                        0.0591    0.0000     3.7166 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U27/ZN (LVT_NAND2HDV2)
                                                        0.0549    0.0435     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n82 (net)
                                                1                 0.0000     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U195/B (LVT_OAI211HDV2)
                                                        0.0549    0.0000     3.7601 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U195/ZN (LVT_OAI211HDV2)
                                                        0.1243    0.0772     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n84 (net)
                                                1                 0.0000     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U23/A1 (LVT_AOI21HDV2)
                                                        0.1243    0.0000     3.8374 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U23/ZN (LVT_AOI21HDV2)
                                                        0.1192    0.0982     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n16 (net)
                                                1                 0.0000     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U93/A1 (LVT_OAI21HDV2)
                                                        0.1192    0.0000     3.9356 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U93/ZN (LVT_OAI21HDV2)
                                                        0.0729    0.0636     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n142 (net)
                                                1                 0.0000     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U256/A1 (LVT_IOA21HDV4)
                                                        0.0729    0.0000     3.9993 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U256/ZN (LVT_IOA21HDV4)
                                                        0.0478    0.1064     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n143 (net)
                                                1                 0.0000     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U124/A1 (LVT_AOI21HDV2)
                                                        0.0478    0.0000     4.1057 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U124/ZN (LVT_AOI21HDV2)
                                                        0.1192    0.0860     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n19 (net)
                                                1                 0.0000     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U29/A1 (LVT_OAI21HDV2)
                                                        0.1192    0.0000     4.1917 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U29/ZN (LVT_OAI21HDV2)
                                                        0.0748    0.0649     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n18 (net)
                                                1                 0.0000     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U28/A1 (LVT_NAND2HDV2)
                                                        0.0748    0.0000     4.2567 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U28/ZN (LVT_NAND2HDV2)
                                                        0.0542    0.0470     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n204 (net)
                                                1                 0.0000     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U329/B1 (LVT_AOI22HDV2)
                                                        0.0542    0.0000     4.3036 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U329/ZN (LVT_AOI22HDV2)
                                                        0.1880    0.0601     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n208 (net)
                                                1                 0.0000     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U331/A1 (LVT_OAI21HDV4)
                                                        0.1880    0.0000     4.3638 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U331/ZN (LVT_OAI21HDV4)
                                                        0.1392    0.1197     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n213 (net)
                                                1                 0.0000     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U333/A1 (LVT_AOI21HDV4)
                                                        0.1392    0.0000     4.4834 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U333/ZN (LVT_AOI21HDV4)
                                                        0.0820    0.0736     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n214 (net)
                                                1                 0.0000     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U334/B (LVT_IAO21HDV4)
                                                        0.0820    0.0000     4.5570 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U334/ZN (LVT_IAO21HDV4)
                                                        0.1005    0.0798     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n217 (net)
                                                1                 0.0000     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U335/A1 (LVT_MOAI22HDV4)
                                                        0.1005    0.0000     4.6368 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U335/ZN (LVT_MOAI22HDV4)
                                                        0.0886    0.0625     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n218 (net)
                                                1                 0.0000     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U119/I (LVT_INHDV4)
                                                        0.0886    0.0000     4.6994 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U119/ZN (LVT_INHDV4)
                                                        0.0482    0.0428     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n9 (net)
                                                1                 0.0000     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U118/A1 (LVT_OAI22HDV4)
                                                        0.0482    0.0000     4.7422 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U118/ZN (LVT_OAI22HDV4)
                                                        0.0963    0.0539     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n11 (net)
                                                1                 0.0000     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U121/A1 (LVT_OAI22HDV4)
                                                        0.0963    0.0000     4.7960 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U121/ZN (LVT_OAI22HDV4)
                                                        0.2020    0.0840     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n10 (net)
                                                1                 0.0000     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U120/A1 (LVT_AOI21HDV4)
                                                        0.2020    0.0000     4.8800 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U120/ZN (LVT_AOI21HDV4)
                                                        0.0829    0.0727     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n227 (net)
                                                1                 0.0000     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U336/B (LVT_AOI21HDV2)
                                                        0.0829    0.0000     4.9527 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U336/ZN (LVT_AOI21HDV2)
                                                        0.1195    0.0854     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n229 (net)
                                                1                 0.0000     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U337/B (LVT_IAO21HDV2)
                                                        0.1195    0.0000     5.0382 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U337/ZN (LVT_IAO21HDV2)
                                                        0.0609    0.0480     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n231 (net)
                                                1                 0.0000     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U338/B (LVT_AOI21HDV2)
                                                        0.0609    0.0000     5.0862 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U338/ZN (LVT_AOI21HDV2)
                                                        0.1223    0.0810     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n233 (net)
                                                1                 0.0000     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U340/A1 (LVT_OAI21HDV2)
                                                        0.1223    0.0000     5.1672 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U340/ZN (LVT_OAI21HDV2)
                                                        0.0799    0.0653     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n234 (net)
                                                1                 0.0000     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U341/A1 (LVT_NAND2HDV2)
                                                        0.0799    0.0000     5.2325 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U341/ZN (LVT_NAND2HDV2)
                                                        0.0589    0.0479     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n237 (net)
                                                1                 0.0000     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U342/A1 (LVT_NAND2HDV2)
                                                        0.0589    0.0000     5.2804 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U342/ZN (LVT_NAND2HDV2)
                                                        0.0701    0.0587     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/n575 (net)
                                                1                 0.0000     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U577/A1 (LVT_AOI21HDV4)
                                                        0.0701    0.0000     5.3391 f
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/U577/ZN (LVT_AOI21HDV4)
                                                        0.1099    0.0834     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/o_equ_less (net)
                                                2                 0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_branch_comp/o_equ_less (ysyx_210555_branch_comp_0)
                                                                  0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/id_equ_less (net)                        0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/i_equ_less (ysyx_210555_pc_ctrl_transfer_0)
                                                                  0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/i_equ_less (net)    0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U7/A1 (LVT_NOR2HDV1)
                                                        0.1099    0.0000     5.4225 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U7/ZN (LVT_NOR2HDV1)
                                                        0.0699    0.0642     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/n2 (net)
                                                1                 0.0000     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U6/A2 (LVT_NOR2HDV4)
                                                        0.0699    0.0000     5.4867 f
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/U6/ZN (LVT_NOR2HDV4)
                                                        0.0743    0.0653     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/o_pc_ctrf_vld (net)
                                                2                 0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_pc_ctrl_transfer/o_pc_ctrf_vld (ysyx_210555_pc_ctrl_transfer_0)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/id_pc_ctrf_vld (net)                     0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/i_id_pc_ctrf_vld (ysyx_210555_hazard_detect_0)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/i_id_pc_ctrf_vld (net)
                                                                  0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/U12/A1 (LVT_AND2HDV2)
                                                        0.0743    0.0000     5.5520 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/U12/Z (LVT_AND2HDV2)
                                                        0.0529    0.1048     5.6568 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/o_flush_if_id (net)
                                                1                 0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/uut_hazard_detect/o_flush_if_id (ysyx_210555_hazard_detect_0)
                                                                  0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/id_flush_if_id (net)                     0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/U10/A1 (LVT_IOA21HDV4)         0.0529    0.0000     5.6568 r
  uut_cpu_diff/uut_rvcpu/U10/ZN (LVT_IOA21HDV4)         0.1055    0.1364     5.7932 r
  uut_cpu_diff/uut_rvcpu/n_1_net_ (net)         4                 0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/i_rst (ysyx_210555_if_id_0)    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/i_rst (net)                    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/U4/A1 (LVT_NOR2HDV4)
                                                        0.1055    0.0000     5.7932 r
  uut_cpu_diff/uut_rvcpu/uut_if_id/U4/ZN (LVT_NOR2HDV4)
                                                        0.0952    0.0699     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n109 (net)
                                                4                 0.0000     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U6/I (LVT_BUFHDV8)   0.0952    0.0000     5.8631 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U6/Z (LVT_BUFHDV8)   0.0650    0.1175     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n2 (net)    22                 0.0000     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U11/A1 (LVT_AO22HDV1)
                                                        0.0650    0.0000     5.9806 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/U11/Z (LVT_AO22HDV1)
                                                        0.0735    0.2299     6.2105 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/n91 (net)
                                                1                 0.0000     6.2105 f
  uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_55_/D (LVT_DQHDV2)
                                                        0.0735    0.0000     6.2105 f
  data arrival time                                                          6.2105
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  uut_cpu_diff/uut_rvcpu/uut_if_id/o_id_pc_reg_55_/CK (LVT_DQHDV2)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1395     6.2105
  data required time                                                         6.2105
  ------------------------------------------------------------------------------------
  data required time                                                         6.2105
  data arrival time                                                         -6.2105
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    646
    Unconnected ports (LINT-28)                                   227
    Feedthrough (LINT-29)                                         155
    Shorted outputs (LINT-31)                                     145
    Constant outputs (LINT-52)                                    119
Cells                                                             100
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                         64
    Nets connected to multiple pins on same cell (LINT-33)         15
Nets                                                               35
    Unloaded nets (LINT-2)                                         35
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210555_axi_rw', cell 'C1401' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_arbiter', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_clint', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_clint', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_adder', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_branch_comp', cell 'C106' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_branch_comp', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_branch_comp', cell 'C111' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_csr', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_csr', cell 'C4399' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_hazard_detect', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C731' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C732' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C925' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C929' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C930' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C931' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C932' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C1003' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C1004' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555_alu', cell 'C1005' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[0]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[1]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[2]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[3]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[4]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[5]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[5]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[6]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[6]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[7]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[8]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[9]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[10]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[11]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[12]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[13]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[14]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[15]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[16]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[17]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[18]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[19]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[20]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[21]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[22]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[23]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[24]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[25]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[26]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[27]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[28]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[29]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[30]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[31]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[32]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[33]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', net 'uut_cpu_diff/uut_rvcpu/wb_ctrls[36]' driven by pin 'uut_cpu_diff/uut_rvcpu/uut_me_wb/o_wb_ctrls[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210555', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_b_id[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_b_id[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_b_id[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_b_id[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_r_id[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_r_id[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_r_id[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', port 'i_axi_r_id[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_clint', port 'i_clint_valid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_clint', port 'i_clint_size[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_clint', port 'i_clint_size[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_ready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_if_axi', port 'i_if_inst_data[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_pc_ctrl_transfer', port 'i_inst_branch[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_mem_axi', port 'i_mem_ready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_mem_axi', port 'i_mem_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_mem_axi', port 'i_mem_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[31]' is connected directly to output port 'o_axi_ar_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[31]' is connected directly to output port 'o_axi_aw_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[30]' is connected directly to output port 'o_axi_ar_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[30]' is connected directly to output port 'o_axi_aw_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[29]' is connected directly to output port 'o_axi_ar_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[29]' is connected directly to output port 'o_axi_aw_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[28]' is connected directly to output port 'o_axi_ar_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[28]' is connected directly to output port 'o_axi_aw_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[27]' is connected directly to output port 'o_axi_ar_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[27]' is connected directly to output port 'o_axi_aw_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[26]' is connected directly to output port 'o_axi_ar_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[26]' is connected directly to output port 'o_axi_aw_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[25]' is connected directly to output port 'o_axi_ar_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[25]' is connected directly to output port 'o_axi_aw_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[24]' is connected directly to output port 'o_axi_ar_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[24]' is connected directly to output port 'o_axi_aw_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[23]' is connected directly to output port 'o_axi_ar_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[23]' is connected directly to output port 'o_axi_aw_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[22]' is connected directly to output port 'o_axi_ar_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[22]' is connected directly to output port 'o_axi_aw_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[21]' is connected directly to output port 'o_axi_ar_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[21]' is connected directly to output port 'o_axi_aw_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[20]' is connected directly to output port 'o_axi_ar_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[20]' is connected directly to output port 'o_axi_aw_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[19]' is connected directly to output port 'o_axi_ar_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[19]' is connected directly to output port 'o_axi_aw_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[18]' is connected directly to output port 'o_axi_ar_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[18]' is connected directly to output port 'o_axi_aw_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[17]' is connected directly to output port 'o_axi_ar_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[17]' is connected directly to output port 'o_axi_aw_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[16]' is connected directly to output port 'o_axi_ar_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[16]' is connected directly to output port 'o_axi_aw_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[15]' is connected directly to output port 'o_axi_ar_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[15]' is connected directly to output port 'o_axi_aw_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[14]' is connected directly to output port 'o_axi_ar_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[14]' is connected directly to output port 'o_axi_aw_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[13]' is connected directly to output port 'o_axi_ar_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[13]' is connected directly to output port 'o_axi_aw_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[12]' is connected directly to output port 'o_axi_ar_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[12]' is connected directly to output port 'o_axi_aw_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[11]' is connected directly to output port 'o_axi_ar_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[11]' is connected directly to output port 'o_axi_aw_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[10]' is connected directly to output port 'o_axi_ar_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[10]' is connected directly to output port 'o_axi_aw_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[9]' is connected directly to output port 'o_axi_ar_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[9]' is connected directly to output port 'o_axi_aw_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[8]' is connected directly to output port 'o_axi_ar_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[8]' is connected directly to output port 'o_axi_aw_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[7]' is connected directly to output port 'o_axi_ar_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[7]' is connected directly to output port 'o_axi_aw_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[6]' is connected directly to output port 'o_axi_ar_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[6]' is connected directly to output port 'o_axi_aw_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[5]' is connected directly to output port 'o_axi_ar_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[5]' is connected directly to output port 'o_axi_aw_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[4]' is connected directly to output port 'o_axi_ar_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[4]' is connected directly to output port 'o_axi_aw_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[3]' is connected directly to output port 'o_axi_ar_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210555_axi_rw', input port 'i_rw_addr[3]' is connected directly to output port 'o_axi_aw_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_ena' is connected directly to output port 'o_if_valid'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[63]' is connected directly to output port 'o_if_inst_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[62]' is connected directly to output port 'o_if_inst_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[61]' is connected directly to output port 'o_if_inst_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[60]' is connected directly to output port 'o_if_inst_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[59]' is connected directly to output port 'o_if_inst_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[58]' is connected directly to output port 'o_if_inst_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[57]' is connected directly to output port 'o_if_inst_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[56]' is connected directly to output port 'o_if_inst_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[55]' is connected directly to output port 'o_if_inst_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[54]' is connected directly to output port 'o_if_inst_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[53]' is connected directly to output port 'o_if_inst_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[52]' is connected directly to output port 'o_if_inst_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[51]' is connected directly to output port 'o_if_inst_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[50]' is connected directly to output port 'o_if_inst_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[49]' is connected directly to output port 'o_if_inst_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[48]' is connected directly to output port 'o_if_inst_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[47]' is connected directly to output port 'o_if_inst_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[46]' is connected directly to output port 'o_if_inst_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[45]' is connected directly to output port 'o_if_inst_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[44]' is connected directly to output port 'o_if_inst_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[43]' is connected directly to output port 'o_if_inst_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[42]' is connected directly to output port 'o_if_inst_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[41]' is connected directly to output port 'o_if_inst_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[40]' is connected directly to output port 'o_if_inst_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[39]' is connected directly to output port 'o_if_inst_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[38]' is connected directly to output port 'o_if_inst_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[37]' is connected directly to output port 'o_if_inst_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[36]' is connected directly to output port 'o_if_inst_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[35]' is connected directly to output port 'o_if_inst_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[34]' is connected directly to output port 'o_if_inst_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[33]' is connected directly to output port 'o_if_inst_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[32]' is connected directly to output port 'o_if_inst_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[31]' is connected directly to output port 'o_if_inst_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[30]' is connected directly to output port 'o_if_inst_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[29]' is connected directly to output port 'o_if_inst_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[28]' is connected directly to output port 'o_if_inst_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[27]' is connected directly to output port 'o_if_inst_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[26]' is connected directly to output port 'o_if_inst_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[25]' is connected directly to output port 'o_if_inst_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[24]' is connected directly to output port 'o_if_inst_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[23]' is connected directly to output port 'o_if_inst_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[22]' is connected directly to output port 'o_if_inst_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[21]' is connected directly to output port 'o_if_inst_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[20]' is connected directly to output port 'o_if_inst_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[19]' is connected directly to output port 'o_if_inst_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[18]' is connected directly to output port 'o_if_inst_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[17]' is connected directly to output port 'o_if_inst_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[16]' is connected directly to output port 'o_if_inst_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[15]' is connected directly to output port 'o_if_inst_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[14]' is connected directly to output port 'o_if_inst_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[13]' is connected directly to output port 'o_if_inst_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[12]' is connected directly to output port 'o_if_inst_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[11]' is connected directly to output port 'o_if_inst_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[10]' is connected directly to output port 'o_if_inst_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[9]' is connected directly to output port 'o_if_inst_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[8]' is connected directly to output port 'o_if_inst_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[7]' is connected directly to output port 'o_if_inst_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[6]' is connected directly to output port 'o_if_inst_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[5]' is connected directly to output port 'o_if_inst_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[4]' is connected directly to output port 'o_if_inst_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[3]' is connected directly to output port 'o_if_inst_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[2]' is connected directly to output port 'o_if_inst_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[1]' is connected directly to output port 'o_if_inst_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_inst_addr[0]' is connected directly to output port 'o_if_inst_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[31]' is connected directly to output port 'o_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[30]' is connected directly to output port 'o_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[29]' is connected directly to output port 'o_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[28]' is connected directly to output port 'o_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[27]' is connected directly to output port 'o_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[26]' is connected directly to output port 'o_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[25]' is connected directly to output port 'o_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[24]' is connected directly to output port 'o_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[23]' is connected directly to output port 'o_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[22]' is connected directly to output port 'o_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[21]' is connected directly to output port 'o_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[20]' is connected directly to output port 'o_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[19]' is connected directly to output port 'o_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[18]' is connected directly to output port 'o_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[17]' is connected directly to output port 'o_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[16]' is connected directly to output port 'o_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[15]' is connected directly to output port 'o_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[14]' is connected directly to output port 'o_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[13]' is connected directly to output port 'o_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[12]' is connected directly to output port 'o_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[11]' is connected directly to output port 'o_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[10]' is connected directly to output port 'o_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[9]' is connected directly to output port 'o_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[8]' is connected directly to output port 'o_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[7]' is connected directly to output port 'o_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[6]' is connected directly to output port 'o_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[5]' is connected directly to output port 'o_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[4]' is connected directly to output port 'o_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[3]' is connected directly to output port 'o_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[2]' is connected directly to output port 'o_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[1]' is connected directly to output port 'o_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210555_if_axi', input port 'i_if_inst_data[0]' is connected directly to output port 'o_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[31]' is connected directly to output port 'o_axi_ar_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[30]' is connected directly to output port 'o_axi_ar_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[29]' is connected directly to output port 'o_axi_ar_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[28]' is connected directly to output port 'o_axi_ar_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[27]' is connected directly to output port 'o_axi_ar_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[26]' is connected directly to output port 'o_axi_ar_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[25]' is connected directly to output port 'o_axi_ar_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[24]' is connected directly to output port 'o_axi_ar_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[23]' is connected directly to output port 'o_axi_ar_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[22]' is connected directly to output port 'o_axi_ar_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[21]' is connected directly to output port 'o_axi_ar_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[20]' is connected directly to output port 'o_axi_ar_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[19]' is connected directly to output port 'o_axi_ar_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[18]' is connected directly to output port 'o_axi_ar_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[17]' is connected directly to output port 'o_axi_ar_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[16]' is connected directly to output port 'o_axi_ar_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[15]' is connected directly to output port 'o_axi_ar_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[14]' is connected directly to output port 'o_axi_ar_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[13]' is connected directly to output port 'o_axi_ar_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[12]' is connected directly to output port 'o_axi_ar_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[11]' is connected directly to output port 'o_axi_ar_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[10]' is connected directly to output port 'o_axi_ar_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[9]' is connected directly to output port 'o_axi_ar_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[8]' is connected directly to output port 'o_axi_ar_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[7]' is connected directly to output port 'o_axi_ar_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[6]' is connected directly to output port 'o_axi_ar_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[5]' is connected directly to output port 'o_axi_ar_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[4]' is connected directly to output port 'o_axi_ar_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[3]' is connected directly to output port 'o_axi_ar_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[2]' is connected directly to output port 'o_axi_ar_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[1]' is connected directly to output port 'o_axi_ar_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_addr[0]' is connected directly to output port 'o_axi_ar_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_burst[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_size[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[3]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[4]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[5]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[6]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_len[7]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_id[0]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_id[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_id[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_ar_id[3]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_burst[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_size[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[3]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[4]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[5]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[6]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_len[7]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_id[0]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_id[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to output port 'o_axi_aw_id[2]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[0]' is connected directly to output port 'o_axi_ar_len[0]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_size[1]' is connected directly to output port 'o_axi_ar_burst[0]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_size[1]' is connected directly to output port 'o_axi_ar_size[1]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_size[1]' is connected directly to output port 'o_axi_aw_burst[0]'. (LINT-31)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_size[0]' is connected directly to output port 'o_axi_ar_size[0]'. (LINT-31)
Warning: In design 'ysyx_210555_clint', output port 'o_clint_resp[1]' is connected directly to output port 'o_clint_resp[0]'. (LINT-31)
Warning: In design 'ysyx_210555_if_axi', output port 'o_if_req' is connected directly to output port 'o_if_size[0]'. (LINT-31)
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[63]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[62]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[61]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[60]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[59]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[58]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[57]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[56]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[55]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[54]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[53]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[52]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[51]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[50]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[49]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[48]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[47]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[46]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[45]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[44]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[43]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[42]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[41]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[40]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[39]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[38]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[37]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[36]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[35]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[34]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[33]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[32]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[31]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[30]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[29]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[28]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[27]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[26]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[25]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[24]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[23]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[22]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[21]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[20]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[19]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[18]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[17]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[16]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[15]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[14]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[13]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[12]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[11]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[10]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[9]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[8]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[7]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[6]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[5]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[4]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[3]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[2]' is connected to logic 1. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[1]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', a pin on submodule 'pc_add4_adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_b[0]' is connected to logic 0. 
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'pc_add4_adder'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_b[63]', 'i_b[62]'', 'i_b[61]', 'i_b[60]', 'i_b[59]', 'i_b[58]', 'i_b[57]', 'i_b[56]', 'i_b[55]', 'i_b[54]', 'i_b[53]', 'i_b[52]', 'i_b[51]', 'i_b[50]', 'i_b[49]', 'i_b[48]', 'i_b[47]', 'i_b[46]', 'i_b[45]', 'i_b[44]', 'i_b[43]', 'i_b[42]', 'i_b[41]', 'i_b[40]', 'i_b[39]', 'i_b[38]', 'i_b[37]', 'i_b[36]', 'i_b[35]', 'i_b[34]', 'i_b[33]', 'i_b[32]', 'i_b[31]', 'i_b[30]', 'i_b[29]', 'i_b[28]', 'i_b[27]', 'i_b[26]', 'i_b[25]', 'i_b[24]', 'i_b[23]', 'i_b[22]', 'i_b[21]', 'i_b[20]', 'i_b[19]', 'i_b[18]', 'i_b[17]', 'i_b[16]', 'i_b[15]', 'i_b[14]', 'i_b[13]', 'i_b[12]', 'i_b[11]', 'i_b[10]', 'i_b[9]', 'i_b[8]', 'i_b[7]', 'i_b[6]', 'i_b[5]', 'i_b[4]', 'i_b[3]', 'i_b[1]', 'i_b[0]'.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[11]' is connected to pins 'i_csr_rd_addr[11]', 'i_csr_wr_addr[11]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[10]' is connected to pins 'i_csr_rd_addr[10]', 'i_csr_wr_addr[10]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[9]' is connected to pins 'i_csr_rd_addr[9]', 'i_csr_wr_addr[9]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[8]' is connected to pins 'i_csr_rd_addr[8]', 'i_csr_wr_addr[8]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[7]' is connected to pins 'i_csr_rd_addr[7]', 'i_csr_wr_addr[7]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[6]' is connected to pins 'i_csr_rd_addr[6]', 'i_csr_wr_addr[6]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[5]' is connected to pins 'i_csr_rd_addr[5]', 'i_csr_wr_addr[5]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[4]' is connected to pins 'i_csr_rd_addr[4]', 'i_csr_wr_addr[4]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[3]' is connected to pins 'i_csr_rd_addr[3]', 'i_csr_wr_addr[3]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[2]' is connected to pins 'i_csr_rd_addr[2]', 'i_csr_wr_addr[2]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[1]' is connected to pins 'i_csr_rd_addr[1]', 'i_csr_wr_addr[1]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_csr'. (LINT-33)
   Net 'id_csr_addr[0]' is connected to pins 'i_csr_rd_addr[0]', 'i_csr_wr_addr[0]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_mem_axi'. (LINT-33)
   Net 'me_ctrls[28]' is connected to pins 'i_mem_rd_ena', 'i_mem_op[0]''.
Warning: In design 'ysyx_210555_rvcpu', the same net is connected to more than one pin on submodule 'uut_mem_axi'. (LINT-33)
   Net 'me_ctrls[29]' is connected to pins 'i_mem_wr_ena', 'i_mem_op[1]''.
Warning: In design 'ysyx_210555', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_id[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_len[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_burst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_aw_burst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_id[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_len[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_burst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_axi_rw', output port 'o_axi_ar_burst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210555_clint', output port 'o_clint_ready' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210555_clint', output port 'o_clint_resp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_clint', output port 'o_clint_resp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_if_axi', output port 'o_if_req' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_if_axi', output port 'o_if_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210555_if_axi', output port 'o_if_size[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210555_inst_decoder', output port 'o_ilgl_inst' is connected directly to 'logic 0'. (LINT-52)
1
