MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 10200005
MEM[3]: 0
MEM[4]: 20420001
MEM[5]: 2021ffff
MEM[6]: 1000fffb
MEM[7]: 0
IF: Memory stall during fetch at PC 0x0

CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read hit): 536936948<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 536936948<-[0]
IF: Fetched instruction 0x200101f4 from PC 0x0

CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 4128<-[4]
IF: Fetched instruction 0x1020 from PC 0x4

CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 270532613<-[8]
IF: Fetched instruction 0x10200005 from PC 0x8

CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[c]
IF: Fetched instruction 0x0 from PC 0xc

CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 500 to R[1]
EX: Branch taken to 0x20
L1 Cache (read hit): 2887909376<-[20]
IF: Fetched instruction 0xac220000 from PC 0x20

CYCLE 64
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[2]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0
L1 Cache (read hit): 0<-[24]
IF: Fetched instruction 0x0 from PC 0x24

CYCLE 65
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 66
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
L2 Cache: replacing line at idx:7 way:0 due to conflicting address:1f4
Memory stall encountered. Pipeline is stalled.

CYCLE 67
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 58 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 68
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 57 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 69
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 56 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 70
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 55 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 71
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 54 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 72
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 53 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 73
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 52 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 74
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 51 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 75
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 50 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 76
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 49 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 77
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 48 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 78
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (write miss) at address 1f4: 47 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 79
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 46 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 80
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 45 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 81
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 44 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 82
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 43 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 83
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 42 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 84
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 41 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 85
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 40 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 86
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 39 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 87
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 38 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 88
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 37 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 89
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 36 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 90
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (write miss) at address 1f4: 35 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 91
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 34 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 92
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 33 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 93
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 32 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 94
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 31 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 95
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 30 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 96
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 29 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 97
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 28 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 98
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 27 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 99
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 26 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 100
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 25 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 101
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 24 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 102
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (write miss) at address 1f4: 23 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 103
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 22 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 104
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 21 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 105
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 20 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 106
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 19 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 107
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 18 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 108
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 17 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 109
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 16 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 110
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 15 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 111
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 14 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 112
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 13 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 113
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 1 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 12 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 114
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (write miss) at address 1f4: 11 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 115
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 11 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 10 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 116
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 10 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 9 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 117
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 9 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 8 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 118
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 8 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 7 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 119
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 7 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 6 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 120
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 6 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 5 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 121
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 5 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 4 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 122
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 4 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 3 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 123
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 3 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 2 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 124
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 2 cycles remaining to be serviced
L2 Cache (write miss) at address 1f4: 1 cycles remaining to be serviced
MEM[1c0]: 0
MEM[1c1]: 0
MEM[1c2]: 0
MEM[1c3]: 0
MEM[1c4]: 0
MEM[1c5]: 0
MEM[1c6]: 0
MEM[1c7]: 0
Memory stall encountered. Pipeline is stalled.

CYCLE 125
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write miss) at address 1f4: 1 cycles remaining to be serviced
L2 Cache (write hit): [1f4]<-0
L1 Cache: replacing line at idx:7 way:0 due to conflicting address:1f4
Memory stall encountered. Pipeline is stalled.

CYCLE 126
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (write hit): [1f4]<-0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[2c]
IF: Fetched instruction 0x0 from PC 0x2c

CYCLE 127
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

CYCLE 128
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[34]
IF: Fetched instruction 0x0 from PC 0x34

CYCLE 129
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[38]
IF: Fetched instruction 0x0 from PC 0x38

CYCLE 130
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[3c]
IF: Fetched instruction 0x0 from PC 0x3c

CYCLE 131
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
L2 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 132
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 58 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 133
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 57 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 134
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 56 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 135
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 55 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 136
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 54 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 137
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 53 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 138
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 52 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 139
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 51 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 140
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 50 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 141
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 49 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 142
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 48 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 143
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 47 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 144
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 46 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 145
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 45 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 146
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 44 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 147
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 43 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 148
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 42 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 149
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 41 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 150
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 40 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 151
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 39 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 152
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 38 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 153
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 37 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 154
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 36 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 155
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 35 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 156
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 34 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 157
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 33 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 158
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 32 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 159
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 31 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 160
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 30 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 161
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 29 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 162
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 28 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 163
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 27 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 164
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 26 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 165
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 25 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 166
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 24 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 167
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 23 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 168
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 22 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 169
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 21 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 170
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 20 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 171
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 19 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 172
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 18 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 173
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 17 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 174
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 16 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 175
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 15 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 176
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 14 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 177
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 13 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 178
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 12 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 179
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 40: 11 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 180
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 10 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 181
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 9 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 182
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 8 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 183
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 7 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 184
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 6 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 185
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 5 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 186
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 4 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 187
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 3 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 188
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 2 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 189
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 40: 1 cycles remaining to be serviced
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
IF: Memory stall during fetch at PC 0x40

CYCLE 190
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 40: 1 cycles remaining to be serviced
L2 Cache (read hit): 0<-[40]
L1 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 191
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 0<-[40]
IF: Fetched instruction 0x0 from PC 0x40

CYCLE 192
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[44]
IF: Fetched instruction 0x0 from PC 0x44

CYCLE 193
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 97 nanoseconds.
