Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 22 23:40:00 2025
| Host         : fb39c16b5db7 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                                                            18          
TIMING-54  Critical Warning  Scoped false path, clock group or max delay datapath only constraint between clocks                    4           
CKBF-1     Warning           connects_I_driver_BUFR                                                                                 1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           2           
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        5           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-18  Warning           Missing input or output delay                                                                          7           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           
XDCB-5     Warning           Runtime inefficient way to find pin objects                                                            8           
XDCH-1     Warning           Hold option missing in multicycle path constraint                                                      2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: RGMII_0_rxc (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.609        0.000                      0                  528        0.118        0.000                      0                  528        0.264        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
clk_fpga_1                                    {0.000 2.500}        5.000           200.000         
  clk_10                                      {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                         {0.000 200.000}      400.000         2.500           
  clkfbout                                    {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                           {0.000 4.000}        8.000           125.000         
    top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                            {0.000 20.000}       40.000          25.000          
top_level_gmii_to_rgmii_0_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   7.311        0.000                      0                   51        0.118        0.000                      0                   51        4.020        0.000                       0                    39  
clk_fpga_1                   1.157        0.000                      0                  419        0.160        0.000                      0                  419        0.264        0.000                       0                   208  
  clk_10                                                                                                                                                                98.334        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out          2.943        0.000                      0                   53        0.142        0.000                      0                   53        3.500        0.000                       0                    48  
  gmii_clk_25m_out                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gmii_clk_125m_out                         top_level_gmii_to_rgmii_0_0_rgmii_tx_clk        0.609        0.000                      0                    5        1.022        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                              clk_fpga_0                                
(none)                                                                              clk_fpga_1                                
(none)                                    clk_fpga_0                                clk_fpga_1                                
(none)                                    clk_fpga_1                                clk_fpga_1                                
(none)                                                                              gmii_clk_125m_out                         
(none)                                    clk_fpga_1                                gmii_clk_125m_out                         
(none)                                    gmii_clk_125m_out                         gmii_clk_125m_out                         
(none)                                    clk_fpga_1                                gmii_clk_25m_out                          
(none)                                    clk_fpga_1                                gmii_clk_2_5m_out                         
(none)                                    gmii_clk_125m_out                         top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                From Clock                                To Clock                                
----------                                ----------                                --------                                
(none)                                                                                                                        
(none)                                    clk_fpga_0                                                                          
(none)                                    clk_fpga_1                                                                          
(none)                                    clkfbout                                                                            
(none)                                    gmii_clk_125m_out                                                                   
(none)                                    top_level_gmii_to_rgmii_0_0_rgmii_rx_clk                                            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 1.752ns (68.571%)  route 0.803ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X104Y83        SRL16E                                       r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.699 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.803     5.502    top_level_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X102Y83        LUT3 (Prop_lut3_I2_O)        0.124     5.626 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.626    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.602    12.781    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.229    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X102Y83        FDRE (Setup_fdre_C_D)        0.081    12.937    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.499%)  route 1.274ns (66.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518     3.590 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     4.243    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X104Y84        LUT1 (Prop_lut1_I0_O)        0.124     4.367 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.621     4.988    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.268    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    12.467    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.499%)  route 1.274ns (66.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518     3.590 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     4.243    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X104Y84        LUT1 (Prop_lut1_I0_O)        0.124     4.367 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.621     4.988    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.268    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    12.467    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.499%)  route 1.274ns (66.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518     3.590 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     4.243    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X104Y84        LUT1 (Prop_lut1_I0_O)        0.124     4.367 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.621     4.988    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.268    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    12.467    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.499%)  route 1.274ns (66.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518     3.590 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     4.243    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X104Y84        LUT1 (Prop_lut1_I0_O)        0.124     4.367 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.621     4.988    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.268    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    12.467    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.499%)  route 1.274ns (66.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518     3.590 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     4.243    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X104Y84        LUT1 (Prop_lut1_I0_O)        0.124     4.367 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.621     4.988    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.268    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    12.467    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.642ns (33.499%)  route 1.274ns (66.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.518     3.590 f  top_level_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.653     4.243    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X104Y84        LUT1 (Prop_lut1_I0_O)        0.124     4.367 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.621     4.988    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.268    13.050    
                         clock uncertainty           -0.154    12.896    
    SLICE_X105Y84        FDRE (Setup_fdre_C_R)       -0.429    12.467    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.801ns (39.248%)  route 1.240ns (60.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.776     3.070    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y82        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDSE (Prop_fdse_C_Q)         0.478     3.548 r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.857     4.405    top_level_i/proc_sys_reset_0/U0/SEQ/Bsr_out
    SLICE_X105Y82        LUT2 (Prop_lut2_I0_O)        0.323     4.728 r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_i_1/O
                         net (fo=1, routed)           0.382     5.111    top_level_i/proc_sys_reset_0/U0/SEQ/bsr_i_1_n_0
    SLICE_X104Y82        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.601    12.780    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y82        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg/C
                         clock pessimism              0.290    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X104Y82        FDSE (Setup_fdse_C_D)       -0.218    12.698    top_level_i/proc_sys_reset_0/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.588%)  route 1.390ns (68.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDSE (Prop_fdse_C_Q)         0.518     3.590 r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           1.390     4.980    top_level_i/proc_sys_reset_0/U0/SEQ/MB_out
    SLICE_X104Y84        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     5.104    top_level_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X104Y84        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.290    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X104Y84        FDSE (Setup_fdse_C_D)        0.077    12.995    top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.666ns (32.386%)  route 1.390ns (67.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.778     3.072    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDSE (Prop_fdse_C_Q)         0.518     3.590 r  top_level_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           1.390     4.980    top_level_i/proc_sys_reset_0/U0/SEQ/MB_out
    SLICE_X104Y84        LUT2 (Prop_lut2_I0_O)        0.148     5.128 r  top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000     5.128    top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1_n_0
    SLICE_X104Y84        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.603    12.782    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y84        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.290    13.072    
                         clock uncertainty           -0.154    12.918    
    SLICE_X104Y84        FDSE (Setup_fdse_C_D)        0.118    13.036    top_level_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  7.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.602     0.938    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X103Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141     1.079 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.145    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X102Y82        LUT5 (Prop_lut5_I1_O)        0.045     1.190 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.190    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.870     1.236    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.285     0.951    
    SLICE_X102Y82        FDRE (Hold_fdre_C_D)         0.121     1.072    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.602     0.938    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDRE (Prop_fdre_C_Q)         0.164     1.102 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.157    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.870     1.236    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.938    
    SLICE_X102Y82        FDRE (Hold_fdre_C_D)         0.060     0.998    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.605     0.941    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDRE (Prop_fdre_C_Q)         0.164     1.105 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.160    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.874     1.240    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.941    
    SLICE_X102Y87        FDRE (Hold_fdre_C_D)         0.060     1.001    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.688%)  route 0.111ns (37.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.141     1.080 r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.111     1.190    top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X103Y83        LUT2 (Prop_lut2_I1_O)        0.045     1.235 r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.235    top_level_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X103Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.871     1.237    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X103Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.264     0.973    
    SLICE_X103Y83        FDRE (Hold_fdre_C_D)         0.091     1.064    top_level_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.602     0.938    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDRE (Prop_fdre_C_Q)         0.164     1.102 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.121     1.223    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X102Y83        LUT3 (Prop_lut3_I1_O)        0.045     1.268 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.268    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.871     1.237    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.284     0.953    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.121     1.074    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDRE (Prop_fdre_C_Q)         0.148     1.087 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073     1.160    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X102Y83        LUT5 (Prop_lut5_I1_O)        0.098     1.258 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.258    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.871     1.237    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.298     0.939    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.120     1.059    top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.602     0.938    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X102Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y82        FDRE (Prop_fdre_C_Q)         0.164     1.102 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128     1.229    top_level_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X103Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.870     1.236    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X103Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.285     0.951    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.070     1.021    top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.604     0.940    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.118     1.199    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X105Y84        LUT6 (Prop_lut6_I5_O)        0.045     1.244 r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     1.244    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.873     1.239    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X105Y84        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.299     0.940    
    SLICE_X105Y84        FDRE (Hold_fdre_C_D)         0.092     1.032    top_level_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X103Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.131     1.197    top_level_i/proc_sys_reset_0/U0/EXT_LPF/p_2_in3_in
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.871     1.237    top_level_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X102Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.285     0.952    
    SLICE_X102Y83        FDRE (Hold_fdre_C_D)         0.006     0.958    top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.602     0.938    top_level_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X104Y82        FDSE                                         r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDSE (Prop_fdse_C_Q)         0.164     1.102 r  top_level_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.175     1.277    top_level_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.872     1.238    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism             -0.285     0.953    
    SLICE_X105Y83        FDRE (Hold_fdre_C_D)         0.076     1.029    top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X105Y82   top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X105Y83   top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X103Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X102Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X102Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X102Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X104Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X104Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y82   top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y82   top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y83   top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y83   top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X104Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X104Y83   top_level_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y82   top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y82   top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y83   top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X105Y83   top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X103Y82   top_level_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.934ns (26.765%)  route 2.556ns (73.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 7.863 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.691     6.647    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X110Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.684     7.863    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X110Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[8]/C
                         clock pessimism              0.229     8.092    
                         clock uncertainty           -0.083     8.009    
    SLICE_X110Y90        FDRE (Setup_fdre_C_CE)      -0.205     7.804    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[8]
  -------------------------------------------------------------------
                         required time                          7.804    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.934ns (26.766%)  route 2.555ns (73.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.691     6.646    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X113Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     7.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X113Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]/C
                         clock pessimism              0.229     8.093    
                         clock uncertainty           -0.083     8.010    
    SLICE_X113Y92        FDRE (Setup_fdre_C_CE)      -0.205     7.805    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.934ns (26.766%)  route 2.555ns (73.234%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.691     6.646    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X113Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     7.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X113Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]/C
                         clock pessimism              0.229     8.093    
                         clock uncertainty           -0.083     8.010    
    SLICE_X113Y92        FDRE (Setup_fdre_C_CE)      -0.205     7.805    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.934ns (26.749%)  route 2.558ns (73.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 7.863 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.693     6.649    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X112Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.684     7.863    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X112Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[15]/C
                         clock pessimism              0.229     8.092    
                         clock uncertainty           -0.083     8.009    
    SLICE_X112Y89        FDRE (Setup_fdre_C_CE)      -0.169     7.840    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[15]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.255ns (34.178%)  route 2.417ns (65.822%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X108Y93        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y93        FDRE (Prop_fdre_C_Q)         0.478     3.635 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.154     4.789    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X112Y92        LUT6 (Prop_lut6_I2_O)        0.295     5.084 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22/O
                         net (fo=1, routed)           0.791     5.875    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.150     6.025 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_7/O
                         net (fo=2, routed)           0.472     6.497    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[9]
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.332     6.829 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[9]_i_1/O
                         net (fo=1, routed)           0.000     6.829    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[9]_i_1_n_0
    SLICE_X110Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     7.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X110Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]/C
                         clock pessimism              0.229     8.093    
                         clock uncertainty           -0.083     8.010    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)        0.031     8.041    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          8.041    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.966%)  route 2.530ns (73.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.665     6.621    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.682     7.861    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[11]/C
                         clock pessimism              0.270     8.131    
                         clock uncertainty           -0.083     8.048    
    SLICE_X109Y92        FDRE (Setup_fdre_C_CE)      -0.205     7.843    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.966%)  route 2.530ns (73.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.665     6.621    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.682     7.861    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]/C
                         clock pessimism              0.270     8.131    
                         clock uncertainty           -0.083     8.048    
    SLICE_X109Y92        FDRE (Setup_fdre_C_CE)      -0.205     7.843    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.966%)  route 2.530ns (73.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.665     6.621    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.682     7.861    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[5]/C
                         clock pessimism              0.270     8.131    
                         clock uncertainty           -0.083     8.048    
    SLICE_X109Y92        FDRE (Setup_fdre_C_CE)      -0.205     7.843    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[5]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.966%)  route 2.530ns (73.034%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.456     3.613 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG3_reg/Q
                         net (fo=17, routed)          1.310     4.923    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING
    SLICE_X106Y91        LUT2 (Prop_lut2_I1_O)        0.152     5.075 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2/O
                         net (fo=2, routed)           0.554     5.630    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_2_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I0_O)        0.326     5.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG[15]_i_1/O
                         net (fo=16, routed)          0.665     6.621    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.682     7.861    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X109Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]/C
                         clock pessimism              0.270     8.131    
                         clock uncertainty           -0.083     8.048    
    SLICE_X109Y92        FDRE (Setup_fdre_C_CE)      -0.205     7.843    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[7]
  -------------------------------------------------------------------
                         required time                          7.843    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.250ns (34.088%)  route 2.417ns (65.912%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 7.864 - 5.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.863     3.157    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X108Y93        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y93        FDRE (Prop_fdre_C_Q)         0.478     3.635 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/Q
                         net (fo=25, routed)          1.154     4.789    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_RD[2]
    SLICE_X112Y92        LUT6 (Prop_lut6_I2_O)        0.295     5.084 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22/O
                         net (fo=1, routed)           0.791     5.875    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_22_n_0
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.150     6.025 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_7/O
                         net (fo=2, routed)           0.472     6.497    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[9]
    SLICE_X110Y92        LUT3 (Prop_lut3_I0_O)        0.327     6.824 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[9]_i_1/O
                         net (fo=1, routed)           0.000     6.824    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[9]
    SLICE_X110Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     7.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X110Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]/C
                         clock pessimism              0.229     8.093    
                         clock uncertainty           -0.083     8.010    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)        0.075     8.085    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[9]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                  1.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_1G_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X107Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_1G_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_1G_REG_reg/Q
                         net (fo=4, routed)           0.079     1.190    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_1G_REG_reg_n_0
    SLICE_X106Y90        LUT5 (Prop_lut5_I3_O)        0.045     1.235 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.235    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG[1]_i_1_n_0
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.904     1.270    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]/C
                         clock pessimism             -0.287     0.983    
    SLICE_X106Y90        FDRE (Hold_fdre_C_D)         0.092     1.075    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_SPEED_DEC_1/SPEED_SELECTED_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/Q
                         net (fo=2, routed)           0.110     1.223    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG2
    SLICE_X108Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X108Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                         clock pessimism             -0.284     0.988    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.060     1.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X110Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/Q
                         net (fo=1, routed)           0.118     1.231    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[3]
    SLICE_X111Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.908     1.274    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X111Y94        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.289     0.985    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.070     1.055    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.635     0.971    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X109Y93        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y93        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[0]/Q
                         net (fo=7, routed)           0.124     1.235    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_OUT_PHY[0]
    SLICE_X108Y93        LUT3 (Prop_lut3_I2_O)        0.045     1.280 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.280    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[1]_i_1_n_0
    SLICE_X108Y93        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.905     1.271    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X108Y93        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]/C
                         clock pessimism             -0.287     0.984    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.120     1.104    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X107Y91        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[4]/Q
                         net (fo=7, routed)           0.122     1.232    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[4]
    SLICE_X107Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.904     1.270    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X107Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[4]/C
                         clock pessimism             -0.284     0.986    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.070     1.056    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.635     0.971    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X111Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[12]/Q
                         net (fo=7, routed)           0.124     1.236    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DATA_OUT_PHY[12]
    SLICE_X113Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.907     1.273    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X113Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]/C
                         clock pessimism             -0.286     0.987    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.070     1.057    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.627     0.963    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X111Y79        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[4]/Q
                         net (fo=2, routed)           0.127     1.231    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg_n_0_[4]
    SLICE_X110Y79        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.897     1.263    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/clkin_out
    SLICE_X110Y79        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism             -0.287     0.976    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.075     1.051    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X110Y95        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/Q
                         net (fo=1, routed)           0.115     1.227    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[9]
    SLICE_X110Y95        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.908     1.274    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X110Y95        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.071     1.043    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X108Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y97        FDRE (Prop_fdre_C_Q)         0.148     1.120 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.059     1.179    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X108Y97        LUT2 (Prop_lut2_I1_O)        0.098     1.277 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.277    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X108Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X108Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.300     0.972    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.120     1.092    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.635     0.971    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X109Y94        FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDSE (Prop_fdse_C_Q)         0.141     1.112 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3_reg/Q
                         net (fo=1, routed)           0.116     1.228    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG3
    SLICE_X109Y94        FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.905     1.271    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X109Y94        FDSE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg/C
                         clock pessimism             -0.300     0.971    
    SLICE_X109Y94        FDSE (Hold_fdse_C_D)         0.071     1.042    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_PHY_I_REG4_reg
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y89    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y89    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X109Y91    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y9        top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y16  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y17  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        2.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 2.374ns (50.407%)  route 2.336ns (49.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           2.336    12.340    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X61Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X61Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)       -0.067    15.283    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 2.374ns (50.744%)  route 2.304ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           2.304    12.309    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X61Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X61Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)       -0.081    15.269    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 2.374ns (51.547%)  route 2.232ns (48.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           2.232    12.236    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)       -0.067    15.283    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.374ns (52.234%)  route 2.171ns (47.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           2.171    12.176    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)       -0.081    15.269    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 2.258ns (49.568%)  route 2.297ns (50.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      2.258     9.889 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           2.297    12.186    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)       -0.058    15.292    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.374ns (52.645%)  route 2.135ns (47.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 14.849 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           2.135    12.140    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X62Y107        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.713    14.848    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X62Y107        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.565    15.414    
                         clock uncertainty           -0.066    15.348    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)       -0.031    15.317    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 2.374ns (52.854%)  route 2.118ns (47.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 14.849 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           2.118    12.122    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X62Y107        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.713    14.848    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X62Y107        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.565    15.414    
                         clock uncertainty           -0.066    15.348    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)       -0.045    15.303    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 2.374ns (52.889%)  route 2.115ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.849ns = ( 14.849 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           2.115    12.119    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X62Y107        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.713    14.848    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X62Y107        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.565    15.414    
                         clock uncertainty           -0.066    15.348    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)       -0.028    15.320    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.374ns (54.952%)  route 1.946ns (45.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      2.374    10.005 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.946    11.951    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X61Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X61Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)       -0.061    15.289    top_level_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 2.004ns (48.141%)  route 2.159ns (51.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.851ns = ( 14.851 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      2.004     9.635 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           2.159    11.793    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.715    14.851    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X60Y102        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.565    15.416    
                         clock uncertainty           -0.066    15.350    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)       -0.061    15.289    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  3.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.128ns (21.736%)  route 0.461ns (78.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.634     2.414    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDPE (Prop_fdpe_C_Q)         0.128     2.542 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.461     3.003    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X1Y78         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.893     3.038    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                         clock pessimism             -0.599     2.439    
    OLOGIC_X1Y78         ODDR (Hold_oddr_C_R)         0.422     2.861    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDPE (Prop_fdpe_C_Q)         0.128     2.541 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.657    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.906     3.051    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.621     2.430    
    SLICE_X111Y88        FDPE (Hold_fdpe_C_D)         0.022     2.452    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.178     2.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.048     2.802 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.802    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.619     2.429    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     2.560    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.128ns (18.450%)  route 0.566ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.634     2.414    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDPE (Prop_fdpe_C_Q)         0.128     2.542 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.566     3.108    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X1Y77         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.893     3.038    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y77         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism             -0.599     2.439    
    OLOGIC_X1Y77         ODDR (Hold_oddr_C_R)         0.422     2.861    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.178     2.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.045     2.799 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.799    top_level_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.619     2.429    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121     2.550    top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.128ns (17.911%)  route 0.587ns (82.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.634     2.414    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDPE (Prop_fdpe_C_Q)         0.128     2.542 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.587     3.129    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.900     3.045    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.599     2.446    
    OLOGIC_X1Y92         ODDR (Hold_oddr_C_R)         0.422     2.868    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.128ns (17.773%)  route 0.592ns (82.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.634     2.414    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDPE (Prop_fdpe_C_Q)         0.128     2.542 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.592     3.134    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.900     3.045    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                         clock pessimism             -0.599     2.446    
    OLOGIC_X1Y91         ODDR (Hold_oddr_C_R)         0.422     2.868    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDPE (Prop_fdpe_C_Q)         0.141     2.554 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.232     2.786    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.636     2.413    
    SLICE_X111Y87        FDPE (Hold_fdpe_C_D)         0.076     2.489    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.782%)  route 0.232ns (62.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDPE (Prop_fdpe_C_Q)         0.141     2.554 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.232     2.786    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.636     2.413    
    SLICE_X111Y87        FDPE (Hold_fdpe_C_D)         0.071     2.484    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.481%)  route 0.196ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.634     2.414    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDPE (Prop_fdpe_C_Q)         0.128     2.542 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.196     2.738    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X112Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.906     3.051    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X112Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.621     2.430    
    SLICE_X112Y88        FDRE (Hold_fdre_C_R)        -0.045     2.385    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y78     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y77     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y92     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y91     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y60     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y59     top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y88    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y93    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y87    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  top_level_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        4.051ns  (logic 4.050ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.505ns = ( 22.505 - 12.000 ) 
    Source Clock Delay      (SCD):    7.554ns = ( 11.554 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.885    11.554    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.472    12.026 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.027    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    M17                  OBUF (Prop_obuf_I_O)         3.578    15.605 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.605    RGMII_0_td[1]
    M17                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652    10.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.411    11.198 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.200    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.305    14.505 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.505    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.709    15.214    
                         output delay                 1.000    16.214    
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -15.605    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        4.038ns  (logic 4.037ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.505ns = ( 22.505 - 12.000 ) 
    Source Clock Delay      (SCD):    7.554ns = ( 11.554 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.885    11.554    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.472    12.026 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.027    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    L17                  OBUF (Prop_obuf_I_O)         3.565    15.592 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.592    RGMII_0_td[0]
    L17                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652    10.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.411    11.198 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.200    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.305    14.505 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.505    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.709    15.214    
                         output delay                 1.000    16.214    
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -15.592    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        4.023ns  (logic 4.022ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.505ns = ( 22.505 - 12.000 ) 
    Source Clock Delay      (SCD):    7.553ns = ( 11.553 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.884    11.553    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y60         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.472    12.025 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.026    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    P17                  OBUF (Prop_obuf_I_O)         3.550    15.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.576    RGMII_0_td[2]
    P17                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652    10.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.411    11.198 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.200    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.305    14.505 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.505    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.709    15.214    
                         output delay                 1.000    16.214    
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.979ns  (logic 3.978ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.505ns = ( 22.505 - 12.000 ) 
    Source Clock Delay      (SCD):    7.553ns = ( 11.553 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.884    11.553    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y59         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.472    12.025 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.026    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    P18                  OBUF (Prop_obuf_I_O)         3.506    15.532 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.532    RGMII_0_td[3]
    P18                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652    10.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.411    11.198 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.200    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.305    14.505 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.505    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.709    15.214    
                         output delay                 1.000    16.214    
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.976ns  (logic 3.975ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.505ns = ( 22.505 - 12.000 ) 
    Source Clock Delay      (SCD):    7.540ns = ( 11.540 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y77         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.472    12.012 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    K20                  OBUF (Prop_obuf_I_O)         3.503    15.516 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.516    RGMII_0_tx_ctl
    K20                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     6.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652    10.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.411    11.198 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.200    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.305    14.505 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.505    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.709    15.214    
                         output delay                 1.000    16.214    
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                  0.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.713ns  (logic 3.712ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        4.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.521ns = ( 15.521 - 4.000 ) 
    Source Clock Delay      (SCD):    6.788ns = ( 14.788 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.652    14.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y77         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.411    15.198 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    15.200    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    K20                  OBUF (Prop_obuf_I_O)         3.301    18.500 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    18.500    RGMII_0_tx_ctl
    K20                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.472    12.012 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.507    15.521 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.521    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.709    14.812    
                         clock uncertainty            0.066    14.878    
                         output delay                 2.600    17.478    
  -------------------------------------------------------------------
                         required time                        -17.478    
                         arrival time                          18.500    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.716ns  (logic 3.715ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        4.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.521ns = ( 15.521 - 4.000 ) 
    Source Clock Delay      (SCD):    6.797ns = ( 14.797 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.661    14.797    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y59         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.411    15.208 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.209    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    P18                  OBUF (Prop_obuf_I_O)         3.304    18.512 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.512    RGMII_0_td[3]
    P18                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.472    12.012 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.507    15.521 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.521    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.709    14.812    
                         clock uncertainty            0.066    14.878    
                         output delay                 2.600    17.478    
  -------------------------------------------------------------------
                         required time                        -17.478    
                         arrival time                          18.512    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.759ns  (logic 3.758ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        4.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.521ns = ( 15.521 - 4.000 ) 
    Source Clock Delay      (SCD):    6.797ns = ( 14.797 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.661    14.797    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y60         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.411    15.208 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.209    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    P17                  OBUF (Prop_obuf_I_O)         3.347    18.556 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.556    RGMII_0_td[2]
    P17                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.472    12.012 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.507    15.521 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.521    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.709    14.812    
                         clock uncertainty            0.066    14.878    
                         output delay                 2.600    17.478    
  -------------------------------------------------------------------
                         required time                        -17.478    
                         arrival time                          18.556    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.774ns  (logic 3.773ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        4.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.521ns = ( 15.521 - 4.000 ) 
    Source Clock Delay      (SCD):    6.798ns = ( 14.798 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.662    14.797    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.411    15.208 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.210    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    L17                  OBUF (Prop_obuf_I_O)         3.362    18.572 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.572    RGMII_0_td[0]
    L17                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.472    12.012 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.507    15.521 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.521    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.709    14.812    
                         clock uncertainty            0.066    14.878    
                         output delay                 2.600    17.478    
  -------------------------------------------------------------------
                         required time                        -17.478    
                         arrival time                          18.572    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             top_level_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.787ns  (logic 3.786ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        4.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.521ns = ( 15.521 - 4.000 ) 
    Source Clock Delay      (SCD):    6.798ns = ( 14.798 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770    10.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.662    14.797    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.411    15.208 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.210    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    M17                  OBUF (Prop_obuf_I_O)         3.375    18.584 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.584    RGMII_0_td[1]
    M17                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock top_level_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.472    12.012 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.507    15.521 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.521    RGMII_0_txc
    K19                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.709    14.812    
                         clock uncertainty            0.066    14.878    
                         output delay                 2.600    17.478    
  -------------------------------------------------------------------
                         required time                        -17.478    
                         arrival time                          18.584    
  -------------------------------------------------------------------
                         slack                                  1.107    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.922ns  (logic 0.124ns (4.244%)  route 2.798ns (95.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.798     2.798    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X102Y87        LUT1 (Prop_lut1_I0_O)        0.124     2.922 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.922    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.605     2.784    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.045ns (3.589%)  route 1.209ns (96.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.209     1.209    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X102Y87        LUT1 (Prop_lut1_I0_O)        0.045     1.254 r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.254    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.874     1.240    top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X102Y87        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 0.000ns (0.000%)  route 3.787ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=2, routed)           3.787     3.787    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.684     2.863    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.405ns  (logic 0.000ns (0.000%)  route 3.405ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           3.405     3.405    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.684     2.863    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io
                            (input port)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 1.471ns (52.581%)  route 1.327ns (47.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  MDIO_PHY_0_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_0_mdio_iobuf/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           1.327     2.798    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.683     2.862    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.124ns (6.678%)  route 1.733ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.247     1.247    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     1.371 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     1.857    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.124ns (6.678%)  route 1.733ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.247     1.247    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     1.371 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     1.857    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.124ns (6.678%)  route 1.733ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.247     1.247    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     1.371 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     1.857    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.124ns (6.678%)  route 1.733ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.247     1.247    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     1.371 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     1.857    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.857ns  (logic 0.124ns (6.678%)  route 1.733ns (93.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.247     1.247    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.124     1.371 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     1.857    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.348%)  route 0.664ns (93.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.498     0.498    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.543 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.166     0.709    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.348%)  route 0.664ns (93.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.498     0.498    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.543 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.166     0.709    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.348%)  route 0.664ns (93.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.498     0.498    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.543 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.166     0.709    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.348%)  route 0.664ns (93.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.498     0.498    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.543 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.166     0.709    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.045ns (6.348%)  route 0.664ns (93.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.498     0.498    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_locked_out
    SLICE_X113Y87        LUT2 (Prop_lut2_I1_O)        0.045     0.543 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.166     0.709    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io
                            (input port)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.239ns (31.135%)  route 0.529ns (68.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  MDIO_PHY_0_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_0_mdio_iobuf/IO
    J15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           0.529     0.768    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.905     1.271    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.000ns (0.000%)  route 1.557ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           1.557     1.557    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.000ns (0.000%)  route 1.777ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=2, routed)           1.777     1.777    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.716ns (24.153%)  route 2.248ns (75.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.763     5.253    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.297     5.550 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     6.035    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.716ns (24.153%)  route 2.248ns (75.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.763     5.253    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.297     5.550 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     6.035    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.716ns (24.153%)  route 2.248ns (75.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.763     5.253    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.297     5.550 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     6.035    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.716ns (24.153%)  route 2.248ns (75.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.763     5.253    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.297     5.550 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     6.035    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.716ns (24.153%)  route 2.248ns (75.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.763     5.253    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_0
    SLICE_X113Y87        LUT2 (Prop_lut2_I0_O)        0.297     5.550 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/top_level_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.486     6.035    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X110Y86        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y86        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.419ns (29.228%)  route 1.015ns (70.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.015     4.505    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.419ns (29.228%)  route 1.015ns (70.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.015     4.505    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.419ns (29.228%)  route 1.015ns (70.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.015     4.505    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.419ns (29.228%)  route 1.015ns (70.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.015     4.505    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.419ns (29.228%)  route 1.015ns (70.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.777     3.071    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.419     3.490 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          1.015     4.505    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.356%)  route 0.323ns (71.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.323     1.390    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X111Y83        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.901     1.267    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X111Y83        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.356%)  route 0.323ns (71.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.323     1.390    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X111Y83        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.901     1.267    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X111Y83        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.356%)  route 0.323ns (71.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.323     1.390    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X111Y83        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.901     1.267    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X111Y83        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.356%)  route 0.323ns (71.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.323     1.390    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X111Y83        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.901     1.267    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X111Y83        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.356%)  route 0.323ns (71.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.323     1.390    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X111Y83        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.901     1.267    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X111Y83        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.434%)  route 0.443ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.443     1.509    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.434%)  route 0.443ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.443     1.509    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.434%)  route 0.443ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.443     1.509    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.434%)  route 0.443ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.443     1.509    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.128ns (22.434%)  route 0.443ns (77.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.603     0.939    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y83        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y83        FDRE (Prop_fdre_C_Q)         0.128     1.067 f  top_level_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          0.443     1.509    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X111Y85        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.903     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X111Y85        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 0.857ns (28.511%)  route 2.149ns (71.489%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.097     4.708    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X111Y93        LUT6 (Prop_lut6_I4_O)        0.124     4.832 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.433     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X111Y93        LUT3 (Prop_lut3_I0_O)        0.124     5.389 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.619     6.008    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.153     6.161 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.161    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X111Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     2.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X111Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.977ns  (logic 0.828ns (27.814%)  route 2.149ns (72.186%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.097     4.708    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X111Y93        LUT6 (Prop_lut6_I4_O)        0.124     4.832 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.433     5.265    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X111Y93        LUT3 (Prop_lut3_I0_O)        0.124     5.389 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.619     6.008    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X111Y92        LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.132    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     2.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X111Y92        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.854ns (41.336%)  route 1.212ns (58.664%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.456     4.067    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X110Y89        LUT5 (Prop_lut5_I3_O)        0.124     4.191 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.158     4.349    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I0_O)        0.124     4.473 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.598     5.071    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.150     5.221 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     5.221    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    SLICE_X108Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X108Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.040ns  (logic 0.828ns (40.589%)  route 1.212ns (59.411%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.456     4.067    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X110Y89        LUT5 (Prop_lut5_I3_O)        0.124     4.191 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.158     4.349    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X110Y89        LUT5 (Prop_lut5_I0_O)        0.124     4.473 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.598     5.071    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.124     5.195 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     5.195    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.681     2.860    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X108Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.828ns (40.664%)  route 1.208ns (59.336%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.476     4.087    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.124     4.211 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.263     4.474    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I0_O)        0.124     4.598 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.469     5.067    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X111Y91        LUT3 (Prop_lut3_I0_O)        0.124     5.191 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.191    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     2.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X111Y91        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.822ns (40.489%)  route 1.208ns (59.511%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.476     4.087    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.124     4.211 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.263     4.474    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I0_O)        0.124     4.598 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.469     5.067    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X111Y91        LUT3 (Prop_lut3_I0_O)        0.118     5.185 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.185    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[6]
    SLICE_X111Y91        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.685     2.864    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X111Y91        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.718ns (35.367%)  route 1.312ns (64.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.419     3.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.701     4.275    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X111Y87        LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.611     5.185    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X110Y88        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.683     2.862    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X110Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.718ns (35.367%)  route 1.312ns (64.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.419     3.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.701     4.275    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X111Y87        LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.611     5.185    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X110Y88        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.683     2.862    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X110Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.718ns (35.367%)  route 1.312ns (64.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.419     3.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.701     4.275    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X111Y87        LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.611     5.185    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X110Y88        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.683     2.862    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X110Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.718ns (35.367%)  route 1.312ns (64.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X110Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDPE (Prop_fdpe_C_Q)         0.419     3.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.701     4.275    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_sync
    SLICE_X111Y87        LUT3 (Prop_lut3_I2_O)        0.299     4.574 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.611     5.185    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X110Y88        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.683     2.862    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X110Y88        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.635     0.971    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.167    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync1
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.905     1.271    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.168    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync1
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.191    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync1
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.635     0.971    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.218    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync2
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.905     1.271    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.219    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync2
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.239    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync2
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     1.266    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync5
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.635     0.971    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.170     1.269    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync3
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.905     1.271    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X109Y96        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y97        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/Q
                         net (fo=1, routed)           0.170     1.270    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync3
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X107Y97        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.636     0.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     1.292    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync5
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.906     1.272    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X108Y98        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg6/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  gmii_clk_125m_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.299     0.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.679     6.814    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.384%)  route 0.299ns (39.616%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.299     0.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y87        FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
    SLICE_X107Y87        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.102     0.243    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.901     3.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.102     0.243    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_125m_out

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 0.606ns (18.922%)  route 2.597ns (81.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.494     5.105    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X113Y73        LUT3 (Prop_lut3_I1_O)        0.150     5.255 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           1.103     6.358    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X1Y59         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.661     6.797    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y59         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.993ns  (logic 0.580ns (19.381%)  route 2.413ns (80.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.494     5.105    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X113Y73        LUT3 (Prop_lut3_I1_O)        0.124     5.229 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.919     6.148    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y60         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.661     6.797    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y60         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.235ns  (logic 0.602ns (26.939%)  route 1.633ns (73.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.126     4.737    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X112Y92        LUT3 (Prop_lut3_I1_O)        0.146     4.883 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.506     5.390    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.662     6.798    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.216ns  (logic 0.580ns (26.170%)  route 1.636ns (73.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.126     4.737    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X112Y92        LUT3 (Prop_lut3_I1_O)        0.124     4.861 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.510     5.371    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.662     6.798    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.292ns  (logic 0.606ns (46.902%)  route 0.686ns (53.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.456     3.611 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.686     4.297    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.150     4.447 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     4.447    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.266ns  (logic 0.580ns (45.812%)  route 0.686ns (54.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.456     3.611 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.686     4.297    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.124     4.421 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     4.421    top_level_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.960%)  route 0.536ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.859     3.153    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456     3.609 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.536     4.145    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.682     6.817    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.960%)  route 0.536ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.859     3.153    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456     3.609 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.536     4.145    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.682     6.817    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.960%)  route 0.536ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.859     3.153    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456     3.609 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.536     4.145    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.682     6.817    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.960%)  route 0.536ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.859     3.153    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.456     3.609 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.536     4.145    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.682     6.817    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.904%)  route 0.180ns (56.096%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.632     0.968    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.180     1.289    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.904%)  route 0.180ns (56.096%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.632     0.968    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.180     1.289    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.904%)  route 0.180ns (56.096%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.632     0.968    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.180     1.289    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.904%)  route 0.180ns (56.096%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.632     0.968    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.180     1.289    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.904%)  route 0.180ns (56.096%))
  Logic Levels:           0  
  Clock Path Skew:        2.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.632     0.968    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X109Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141     1.109 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.180     1.289    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X111Y87        FDPE                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.904     3.049    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X111Y87        FDPE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.185ns (46.948%)  route 0.209ns (53.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.633     0.969    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141     1.110 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.209     1.319    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.044     1.363 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.363    top_level_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.083%)  route 0.209ns (52.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.633     0.969    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y89        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y89        FDRE (Prop_fdre_C_Q)         0.141     1.110 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.209     1.319    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X108Y88        LUT5 (Prop_lut5_I4_O)        0.045     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.364    top_level_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X108Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.185ns (22.433%)  route 0.640ns (77.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.411     1.522    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X112Y92        LUT3 (Prop_lut3_I1_O)        0.044     1.566 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.228     1.794    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.900     3.045    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.375%)  route 0.645ns (77.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.411     1.522    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X112Y92        LUT3 (Prop_lut3_I1_O)        0.045     1.567 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.234     1.801    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.900     3.045    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.186ns (15.429%)  route 1.020ns (84.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.615     1.725    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X113Y73        LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.405     2.175    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X1Y60         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.900     3.045    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y60         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.881%)  route 0.611ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.860     7.529    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518     8.047 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.611     8.658    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.126%)  route 0.605ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.814ns
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     8.046 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.605     8.651    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.679     6.814    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.860     7.529    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.478     8.007 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.544     8.551    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.814ns
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     8.006 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.544     8.550    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.679     6.814    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.860     7.529    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.478     8.007 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.495     8.502    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.814ns
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     8.006 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.495     8.501    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.679     6.814    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.860     7.529    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.478     8.007 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.389    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.814ns
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.478     8.006 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.388    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.679     6.814    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.815ns
    Source Clock Delay      (SCD):    7.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.860     7.529    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518     8.047 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.237    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.680     6.815    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.814ns
    Source Clock Delay      (SCD):    7.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.859     7.528    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.518     8.046 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.236    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.679     6.814    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.632    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.901     3.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164     2.577 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.633    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148     2.560 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.679    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.901     3.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148     2.561 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.680    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148     2.560 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     2.732    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.901     3.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148     2.561 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     2.733    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.148     2.560 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.178     2.738    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.901     3.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.148     2.561 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.178     2.739    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.632     2.412    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDRE (Prop_fdre_C_Q)         0.164     2.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.201     2.777    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.901     3.046    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X108Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.633     2.413    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164     2.577 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.201     2.778    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.903     3.048    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X108Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_25m_out

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_25m_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 0.456ns (11.009%)  route 3.686ns (88.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           3.686     7.297    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_25m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     5.044    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_25m_out  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.141ns (7.310%)  route 1.788ns (92.690%))
  Logic Levels:           0  
  Clock Path Skew:        1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.788     2.899    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_25m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_2_5m_out

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_2_5m_out  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.952ns  (logic 0.456ns (11.537%)  route 3.496ns (88.463%))
  Logic Levels:           0  
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.861     3.155    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.456     3.611 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           3.496     7.107    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_2_5m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.770     2.949    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.032 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.960     3.992    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     4.910 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           1.145     6.055    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_out
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by gmii_clk_2_5m_out  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.141ns (7.546%)  route 1.727ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.634     0.970    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X106Y90        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141     1.111 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.727     2.838    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/speed_mode[0]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_2_5m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.945     1.311    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.364 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.402     1.766    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.508     2.705    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m_out
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  top_level_gmii_to_rgmii_0_0_rgmii_tx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.051ns  (logic 4.050ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.885     7.554    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.472     8.026 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.027    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    M17                  OBUF (Prop_obuf_I_O)         3.578    11.605 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.605    RGMII_0_td[1]
    M17                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.038ns  (logic 4.037ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.885     7.554    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.472     8.026 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.027    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    L17                  OBUF (Prop_obuf_I_O)         3.565    11.592 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.592    RGMII_0_td[0]
    L17                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 4.022ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.884     7.553    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y60         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.472     8.025 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.026    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    P17                  OBUF (Prop_obuf_I_O)         3.550    11.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.576    RGMII_0_td[2]
    P17                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 3.978ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.884     7.553    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y59         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.472     8.025 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     8.026    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    P18                  OBUF (Prop_obuf_I_O)         3.506    11.532 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    11.532    RGMII_0_td[3]
    P18                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.976ns  (logic 3.975ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        -7.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    7.540ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     3.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871     7.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y77         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.472     8.012 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     8.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    K20                  OBUF (Prop_obuf_I_O)         3.503    11.516 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    11.516    RGMII_0_tx_ctl
    K20                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 1.381ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.400ns = ( 6.400 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     6.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y77         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         ODDR (Prop_oddr_C_Q)         0.177     6.577 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     6.578    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    K20                  OBUF (Prop_obuf_I_O)         1.204     7.782 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     7.782    RGMII_0_tx_ctl
    K20                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.407ns = ( 6.407 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.627     6.407    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y59         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         ODDR (Prop_oddr_C_Q)         0.177     6.584 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.585    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    P18                  OBUF (Prop_obuf_I_O)         1.207     7.792 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.792    RGMII_0_td[3]
    P18                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 1.427ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.407ns = ( 6.407 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.627     6.407    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y60         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         ODDR (Prop_oddr_C_Q)         0.177     6.584 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.585    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    P17                  OBUF (Prop_obuf_I_O)         1.250     7.836 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.836    RGMII_0_td[2]
    P17                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.443ns  (logic 1.442ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.407ns = ( 6.407 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.627     6.407    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y92         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         ODDR (Prop_oddr_C_Q)         0.177     6.584 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.585    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    L17                  OBUF (Prop_obuf_I_O)         1.265     7.851 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.851    RGMII_0_td[0]
    L17                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by top_level_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.456ns  (logic 1.455ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    2.407ns = ( 6.407 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     4.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.336 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     5.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     5.058 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     5.754    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     5.780 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.627     6.407    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y91         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         ODDR (Prop_oddr_C_Q)         0.177     6.584 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.585    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    M17                  OBUF (Prop_obuf_I_O)         1.278     7.863 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.863    RGMII_0_td[1]
    M17                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 0.456ns (11.361%)  route 3.558ns (88.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           3.558     4.014    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.783ns  (logic 0.517ns (13.667%)  route 3.266ns (86.333%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y73         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y73         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           3.266     3.783    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV
    SLICE_X66Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 0.508ns (15.073%)  route 2.862ns (84.927%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.862     3.370    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X66Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.358ns  (logic 0.517ns (15.396%)  route 2.841ns (84.604%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
    ILOGIC_X1Y79         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.841     3.358    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X66Y96         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.341ns  (logic 0.517ns (15.476%)  route 2.824ns (84.524%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.824     3.341    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X67Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.248ns  (logic 0.508ns (15.642%)  route 2.740ns (84.358%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.740     3.248    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X66Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.134ns  (logic 0.508ns (16.211%)  route 2.626ns (83.789%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
    ILOGIC_X1Y83         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.626     3.134    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.110ns  (logic 0.517ns (16.623%)  route 2.593ns (83.377%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.593     3.110    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X67Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.106ns  (logic 0.508ns (16.354%)  route 2.598ns (83.646%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.598     3.106    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X67Y100        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 0.517ns (16.673%)  route 2.584ns (83.327%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
    ILOGIC_X1Y80         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.584     3.101    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X66Y96         FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.180ns (18.845%)  route 0.775ns (81.155%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y73         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y73         IDDR (Prop_iddr_C_Q1)        0.180     0.180 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.775     0.955    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in_0
    SLICE_X107Y87        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.249ns (25.708%)  route 0.720ns (74.292%))
  Logic Levels:           2  (IDDR=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y73         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y73         IDDR (Prop_iddr_C_Q2)        0.179     0.179 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.502     0.681    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X111Y84        LUT2 (Prop_lut2_I0_O)        0.070     0.751 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.218     0.969    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    SLICE_X107Y88        FDRE                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.035ns  (logic 0.249ns (24.065%)  route 0.786ns (75.935%))
  Logic Levels:           2  (IDDR=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y73         IDDR                         0.000     0.000 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y73         IDDR (Prop_iddr_C_Q2)        0.179     0.179 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           0.502     0.681    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X111Y84        LUT2 (Prop_lut2_I0_O)        0.070     0.751 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.284     1.035    top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    SLICE_X106Y88        FDRE                                         r  top_level_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.141ns (13.065%)  route 0.938ns (86.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           0.938     1.079    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.141ns (13.056%)  route 0.939ns (86.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           0.939     1.080    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.141ns (12.219%)  route 1.013ns (87.781%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.013     1.154    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.164ns (13.782%)  route 1.026ns (86.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.026     1.190    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.164ns (13.782%)  route 1.026ns (86.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.026     1.190    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.164ns (13.132%)  route 1.085ns (86.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.085     1.249    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.255ns  (logic 0.164ns (13.073%)  route 1.091ns (86.927%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE                         0.000     0.000 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.091     1.255    top_level_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  top_level_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 3.978ns (58.709%)  route 2.797ns (41.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          1.776     3.070    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.456     3.526 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           2.797     6.323    Res_0_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.522     9.845 r  Res_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.845    Res_0
    R19                                                               r  Res_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.364ns (60.791%)  route 0.879ns (39.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_level_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38, routed)          0.602     0.938    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X105Y82        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141     1.079 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.879     1.958    Res_0_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.223     3.181 r  Res_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.181    Res_0
    R19                                                               r  Res_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 0.101ns (3.554%)  route 2.741ns (96.446%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.548     5.342    top_level_i/gmii_to_rgmii_0/U0/ref_clk_out
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                            (clock source 'clk_fpga_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.026ns (2.983%)  route 0.846ns (97.017%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.536     0.872    top_level_i/gmii_to_rgmii_0/U0/ref_clk_out
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     3.693    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     5.774    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.862 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.876    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.063    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_clk_125m_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.980ns  (logic 3.979ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         1.980     7.274    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.871    11.540    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR                                         f  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.472    12.012 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.013    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         3.507    15.521 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.521    RGMII_0_txc
    K19                                                               r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 1.386ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_level_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=207, routed)         0.672     1.008    top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  top_level_i/gmii_to_rgmii_0/U0/i_top_level_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.620     2.400    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y78         ODDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         ODDR (Prop_oddr_C_Q)         0.177     2.577 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     2.578    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    K19                  OBUF (Prop_obuf_I_O)         1.209     3.787 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.787    RGMII_0_txc
    K19                                                               r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  top_level_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.823ns  (logic 3.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    J22                                               0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    J22                  IBUF (Prop_ibuf_I_O)         1.472     3.972 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.972    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.323 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.323    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y83         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 3.806ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    J21                                               0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    J21                  IBUF (Prop_ibuf_I_O)         1.456     3.956 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.956    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.306 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.306    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y84         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 3.801ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    L22                                               0.000     2.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    L22                  IBUF (Prop_ibuf_I_O)         1.451     3.951 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.951    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.301 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.301    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y79         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.792ns  (logic 3.792ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    M20                                               0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    M20                  IBUF (Prop_ibuf_I_O)         1.442     3.942 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.942    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y73         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.292 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     6.292    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y73         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.791ns  (logic 3.791ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    L21                                               0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    L21                  IBUF (Prop_ibuf_I_O)         1.441     3.941 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.941    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.291 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.291    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y80         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 1.492ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    L21                                               0.000    -2.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    L21                  IBUF (Prop_ibuf_I_O)         0.209    -2.591 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.591    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.308 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.308    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y80         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 1.492ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    M20                                               0.000    -2.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    M20                  IBUF (Prop_ibuf_I_O)         0.210    -2.590 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.590    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y73         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.308 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.308    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y73         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.501ns  (logic 1.501ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    L22                                               0.000    -2.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    L22                  IBUF (Prop_ibuf_I_O)         0.219    -2.581 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.581    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.299 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.299    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y79         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.507ns  (logic 1.507ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    J21                                               0.000    -2.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    J21                  IBUF (Prop_ibuf_I_O)         0.224    -2.576 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.576    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.293 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.293    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y84         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by top_level_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 1.523ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    J22                                               0.000    -2.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    J22                  IBUF (Prop_ibuf_I_O)         0.240    -2.560 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.560    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.277 r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.277    top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y83         IDDR                                         r  top_level_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/top_level_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------





